Interlanguage communication synthesis for heterogeneous specifications

Nowadays the design of complex systems requires the cooperation of several teams belonging to different cultures and using different languages. It is necessary to dispose of new design and verification methods to handle multilanguage approaches. This paper presents an approach for the interlanguage...

Full description

Saved in:
Bibliographic Details
Published in:Design automation for embedded systems 2000-08, Vol.5 (3), p.223-236
Main Authors: Hessel, Fabiano, Coste, Pascal, Le Marrec, Philippe, Zergainoh, Nacer-Eddine, Nicolescu, Gabriela, Daveau, Jean-Marc, Jerraya, Ahmed
Format: Article
Language:English
Subjects:
Engineering Sciences
Micro and nanotechnologies
Microelectronics
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Nowadays the design of complex systems requires the cooperation of several teams belonging to different cultures and using different languages. It is necessary to dispose of new design and verification methods to handle multilanguage approaches. This paper presents an approach for the interlanguage communication synthesis of heterogeneous specifications. The system is represented by a set of interconnected subsystems specified in different languages with different concepts, different interface types, different communication schemes and some of them can even be IP modules. The subsystems exchange data through abstract communication channels. The objective is to refine the abstract communication channels into an implementation. The result is a set of interconnected processors communicating through signals, buses and dedicated components. An example illustrates the usefulness of this approach for the design of an adaptive speed control system that was described in SDL and Matlab.
ISSN:0929-5585
1572-8080
DOI:10.1023/A:1008945917092