Loading…

A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA

A heterogeneous Application Specific FPGA (ASIF) is a modified form of heterogeneous FPGA which is designed to explore the solution space between FPGAs and ASICs. Compared to an equivalent FPGA architecture, it has reduced flexibility but improved density. On the other hand, compared to an ASIC, it...

Full description

Saved in:
Bibliographic Details
Published in:Microprocessors and microsystems 2012-11, Vol.36 (8), p.588-605
Main Authors: Farooq, Umer, Parvez, Husain, Mehrez, Habib, Marrakchi, Zied
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363
cites cdi_FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363
container_end_page 605
container_issue 8
container_start_page 588
container_title Microprocessors and microsystems
container_volume 36
creator Farooq, Umer
Parvez, Husain
Mehrez, Habib
Marrakchi, Zied
description A heterogeneous Application Specific FPGA (ASIF) is a modified form of heterogeneous FPGA which is designed to explore the solution space between FPGAs and ASICs. Compared to an equivalent FPGA architecture, it has reduced flexibility but improved density. On the other hand, compared to an ASIC, it has reconfigurability but increased area. This work presents a new heterogeneous tree-based ASIF. Four ASIF generation techniques are explored for it using 17 benchmarks. Experimental results show that, on average, the best ASIF generation technique gives 70% area gain when compared to an equivalent FPGA architecture. Further experiments are performed to determine the effect of Lookup-Table (LUT) and arity size on heterogeneous tree-based ASIF. Later, area comparison between tree-based ASIF and equivalent mesh-based ASIF shows that the former gives either equal or better results than the latter. Finally quality comparison of two ASIFs shows that, on average, tree-based ASIF produces 18% better area results than mesh-based ASIF.
doi_str_mv 10.1016/j.micpro.2012.06.012
format article
fullrecord <record><control><sourceid>elsevier_hal_p</sourceid><recordid>TN_cdi_hal_primary_oai_HAL_hal_01197292v1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><els_id>S0141933112001226</els_id><sourcerecordid>S0141933112001226</sourcerecordid><originalsourceid>FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363</originalsourceid><addsrcrecordid>eNqFkEFLw0AQhRdRsFb_gYe9ekic2U02yUUoxbZCQQ96Xjabid3SJmE3bfHfmxLxqKcHw_c9mMfYPUKMgOpxG--d7XwbC0ARg4qHuGATzDMRFYlUl2wCmGBUSInX7CaELQCkoMSEHWa8oRPfUE--_aSG2kPgvSeKShOo4qbrds6a3rUNDx1ZVzvLF2_LGTdNxV0fuG33nfEuDMDJ9Ru-p7D5T75lV7XZBbr7ySn7WDy_z1fR-nX5Mp-tIysT6CPKq6pURSZFYSrMRS6qmspc5hIRLGZpWasEIUmVSBOQdY3GgLASbGaKWio5ZQ9j78bsdOfd3vgv3RqnV7O1Pt8AschEIY44sMnIWt-G4Kn-FRD0eWa91ePM-jyzBjXYYtCeRo2GP46OvA7WUWOpcp5sr6vW_V3wDXeliAY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA</title><source>ScienceDirect Freedom Collection 2022-2024</source><creator>Farooq, Umer ; Parvez, Husain ; Mehrez, Habib ; Marrakchi, Zied</creator><creatorcontrib>Farooq, Umer ; Parvez, Husain ; Mehrez, Habib ; Marrakchi, Zied</creatorcontrib><description>A heterogeneous Application Specific FPGA (ASIF) is a modified form of heterogeneous FPGA which is designed to explore the solution space between FPGAs and ASICs. Compared to an equivalent FPGA architecture, it has reduced flexibility but improved density. On the other hand, compared to an ASIC, it has reconfigurability but increased area. This work presents a new heterogeneous tree-based ASIF. Four ASIF generation techniques are explored for it using 17 benchmarks. Experimental results show that, on average, the best ASIF generation technique gives 70% area gain when compared to an equivalent FPGA architecture. Further experiments are performed to determine the effect of Lookup-Table (LUT) and arity size on heterogeneous tree-based ASIF. Later, area comparison between tree-based ASIF and equivalent mesh-based ASIF shows that the former gives either equal or better results than the latter. Finally quality comparison of two ASIFs shows that, on average, tree-based ASIF produces 18% better area results than mesh-based ASIF.</description><identifier>ISSN: 0141-9331</identifier><identifier>EISSN: 1872-9436</identifier><identifier>DOI: 10.1016/j.micpro.2012.06.012</identifier><language>eng</language><publisher>Elsevier B.V</publisher><subject>Application Specific ; Computer aided design (CAD) ; Computer Science ; Heterogeneous FPGA ; Reconfigurable architectures</subject><ispartof>Microprocessors and microsystems, 2012-11, Vol.36 (8), p.588-605</ispartof><rights>2012 Elsevier B.V.</rights><rights>Distributed under a Creative Commons Attribution 4.0 International License</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363</citedby><cites>FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363</cites><orcidid>0000-0002-0692-1754</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>230,314,780,784,885,27924,27925</link.rule.ids><backlink>$$Uhttps://hal.science/hal-01197292$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Farooq, Umer</creatorcontrib><creatorcontrib>Parvez, Husain</creatorcontrib><creatorcontrib>Mehrez, Habib</creatorcontrib><creatorcontrib>Marrakchi, Zied</creatorcontrib><title>A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA</title><title>Microprocessors and microsystems</title><description>A heterogeneous Application Specific FPGA (ASIF) is a modified form of heterogeneous FPGA which is designed to explore the solution space between FPGAs and ASICs. Compared to an equivalent FPGA architecture, it has reduced flexibility but improved density. On the other hand, compared to an ASIC, it has reconfigurability but increased area. This work presents a new heterogeneous tree-based ASIF. Four ASIF generation techniques are explored for it using 17 benchmarks. Experimental results show that, on average, the best ASIF generation technique gives 70% area gain when compared to an equivalent FPGA architecture. Further experiments are performed to determine the effect of Lookup-Table (LUT) and arity size on heterogeneous tree-based ASIF. Later, area comparison between tree-based ASIF and equivalent mesh-based ASIF shows that the former gives either equal or better results than the latter. Finally quality comparison of two ASIFs shows that, on average, tree-based ASIF produces 18% better area results than mesh-based ASIF.</description><subject>Application Specific</subject><subject>Computer aided design (CAD)</subject><subject>Computer Science</subject><subject>Heterogeneous FPGA</subject><subject>Reconfigurable architectures</subject><issn>0141-9331</issn><issn>1872-9436</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><recordid>eNqFkEFLw0AQhRdRsFb_gYe9ekic2U02yUUoxbZCQQ96Xjabid3SJmE3bfHfmxLxqKcHw_c9mMfYPUKMgOpxG--d7XwbC0ARg4qHuGATzDMRFYlUl2wCmGBUSInX7CaELQCkoMSEHWa8oRPfUE--_aSG2kPgvSeKShOo4qbrds6a3rUNDx1ZVzvLF2_LGTdNxV0fuG33nfEuDMDJ9Ru-p7D5T75lV7XZBbr7ySn7WDy_z1fR-nX5Mp-tIysT6CPKq6pURSZFYSrMRS6qmspc5hIRLGZpWasEIUmVSBOQdY3GgLASbGaKWio5ZQ9j78bsdOfd3vgv3RqnV7O1Pt8AschEIY44sMnIWt-G4Kn-FRD0eWa91ePM-jyzBjXYYtCeRo2GP46OvA7WUWOpcp5sr6vW_V3wDXeliAY</recordid><startdate>201211</startdate><enddate>201211</enddate><creator>Farooq, Umer</creator><creator>Parvez, Husain</creator><creator>Mehrez, Habib</creator><creator>Marrakchi, Zied</creator><general>Elsevier B.V</general><general>Elsevier</general><scope>AAYXX</scope><scope>CITATION</scope><scope>1XC</scope><orcidid>https://orcid.org/0000-0002-0692-1754</orcidid></search><sort><creationdate>201211</creationdate><title>A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA</title><author>Farooq, Umer ; Parvez, Husain ; Mehrez, Habib ; Marrakchi, Zied</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Application Specific</topic><topic>Computer aided design (CAD)</topic><topic>Computer Science</topic><topic>Heterogeneous FPGA</topic><topic>Reconfigurable architectures</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Farooq, Umer</creatorcontrib><creatorcontrib>Parvez, Husain</creatorcontrib><creatorcontrib>Mehrez, Habib</creatorcontrib><creatorcontrib>Marrakchi, Zied</creatorcontrib><collection>CrossRef</collection><collection>Hyper Article en Ligne (HAL)</collection><jtitle>Microprocessors and microsystems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Farooq, Umer</au><au>Parvez, Husain</au><au>Mehrez, Habib</au><au>Marrakchi, Zied</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA</atitle><jtitle>Microprocessors and microsystems</jtitle><date>2012-11</date><risdate>2012</risdate><volume>36</volume><issue>8</issue><spage>588</spage><epage>605</epage><pages>588-605</pages><issn>0141-9331</issn><eissn>1872-9436</eissn><abstract>A heterogeneous Application Specific FPGA (ASIF) is a modified form of heterogeneous FPGA which is designed to explore the solution space between FPGAs and ASICs. Compared to an equivalent FPGA architecture, it has reduced flexibility but improved density. On the other hand, compared to an ASIC, it has reconfigurability but increased area. This work presents a new heterogeneous tree-based ASIF. Four ASIF generation techniques are explored for it using 17 benchmarks. Experimental results show that, on average, the best ASIF generation technique gives 70% area gain when compared to an equivalent FPGA architecture. Further experiments are performed to determine the effect of Lookup-Table (LUT) and arity size on heterogeneous tree-based ASIF. Later, area comparison between tree-based ASIF and equivalent mesh-based ASIF shows that the former gives either equal or better results than the latter. Finally quality comparison of two ASIFs shows that, on average, tree-based ASIF produces 18% better area results than mesh-based ASIF.</abstract><pub>Elsevier B.V</pub><doi>10.1016/j.micpro.2012.06.012</doi><tpages>18</tpages><orcidid>https://orcid.org/0000-0002-0692-1754</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0141-9331
ispartof Microprocessors and microsystems, 2012-11, Vol.36 (8), p.588-605
issn 0141-9331
1872-9436
language eng
recordid cdi_hal_primary_oai_HAL_hal_01197292v1
source ScienceDirect Freedom Collection 2022-2024
subjects Application Specific
Computer aided design (CAD)
Computer Science
Heterogeneous FPGA
Reconfigurable architectures
title A new heterogeneous tree-based application specific FPGA and its comparison with mesh-based application specific FPGA
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T21%3A46%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-elsevier_hal_p&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20new%20heterogeneous%20tree-based%20application%20specific%20FPGA%20and%20its%20comparison%20with%20mesh-based%20application%20specific%20FPGA&rft.jtitle=Microprocessors%20and%20microsystems&rft.au=Farooq,%20Umer&rft.date=2012-11&rft.volume=36&rft.issue=8&rft.spage=588&rft.epage=605&rft.pages=588-605&rft.issn=0141-9331&rft.eissn=1872-9436&rft_id=info:doi/10.1016/j.micpro.2012.06.012&rft_dat=%3Celsevier_hal_p%3ES0141933112001226%3C/elsevier_hal_p%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c340t-e8ddb697329ad18282dfeb8383110c175bf641045625403ff1aa02c30c7a9f363%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true