Total Ionizing Dose Effects in FDSOI Compact Model for IC Design

The total ionizing dose (TID) is a well-known reliability issue for integrated circuits (ICs). It consists in changes of MOSFETs dc characteristics following the irradiation of devices in a given radiative environment, such as space environment. TID effects have been investigated from an experimenta...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on nuclear science 2019-07, Vol.66 (7), p.1628-1633
Main Authors: Rostand, N., Martinie, S., Gaillardin, M., Marcandella, C., Rozeau, O., Lacord, J., Barbe, J.-C., Poiroux, T., Hubert, G.
Format: Article
Language:English
Subjects:
Aerospace environments
Analytical models
Circuit reliability
Compact model
Computer simulation
Data models
Engineering Sciences
Environmental effects
Integrated circuit modeling
Integrated circuits
Irradiation
Leti-UTSOI
Mathematical model
Modelling
MOSFETs
Numerical models
Physics
radiation
Semiconductor device modeling
Silicon
Silicon-on-insulator
SOI (semiconductors)
total ionizing dose (TID)
Traps
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The total ionizing dose (TID) is a well-known reliability issue for integrated circuits (ICs). It consists in changes of MOSFETs dc characteristics following the irradiation of devices in a given radiative environment, such as space environment. TID effects have been investigated from an experimental and theoretical standpoint, and the compact modeling of TID effects has been included into BULK transistor compact models using PSP formalism in the case of uniform and nonuniform energetic distributions of interface traps. However, TID effects are still not included in fully depleted SOI (FDSOI) standard models. In this paper, TID effects modeling is proposed and included in Leti-UTSOI compact model for FDSOI MOSFETs. This model takes both uniform and nonuniform energetic distributions of both gate oxide/silicon and silicon/buried oxide (BOX) interface traps into account, as well as the contribution of oxide/BOX-trapped charges. Validation of the model has been done through TCAD simulations, and we used this model to extract TID parameters from the experimental data.
ISSN:0018-9499
1558-1578
DOI:10.1109/TNS.2019.2911429