All Digital Phase-Locked Loop Networks for Clock Generation and Distribution: Network Stability, Convergence and Performance

In this paper, we study networks of coupled oscillators applied to the distributed synthesis of clock signals for large systems-on-chip. The oscillators are implemented as interconnected all-digital phase-locked loops (ADPLLs), which are asynchronous control systems. We address the issue of modellin...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2021-01, Vol.68 (1), p.406-415
Main Authors: Koskin, Eugene, Bisiaux, Pierre, Galayko, Dimitri, Blokhina, Elena
Format: Article
Language:English
Subjects:
Asynchronous circuits
Beamforming
Cartesian coordinates
Clocks
complex networks
Control stability
Domains
Engineering Sciences
Frequency synchronization
local oscillators
Networks
nonlinear dynamical systems
Oscillators
Phase locked loops
phase-locked loops (PLLs)
probability density function
Reference signals
Stability criteria
Synchronism
Synchronization
System on chip
Time synchronization
transfer functions
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we study networks of coupled oscillators applied to the distributed synthesis of clock signals for large systems-on-chip. The oscillators are implemented as interconnected all-digital phase-locked loops (ADPLLs), which are asynchronous control systems. We address the issue of modelling, synchronization and stability of both a single ADPLL and interconnected ADPLLs. We prove that the stability domain is universal for large Cartesian networks, and it related to the domain for a single ADPLL. We show that within the stability domain the network synchronises to the reference signal both in frequency and phase. A hardware verification of Cartesian networks is presented, and it is consistent with our theoretical findings. The proposed design may be useful for multiples engineering and physics applications, including clock generation, distributed computations, beamforming, and other applications, where the control over time synchronicity is crucially important for the system performance.
ISSN:1549-8328
1558-0806
DOI:10.1109/TCSI.2020.3032431