Security evaluation of dual rail logic against DPA attacks

Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA attacks of dual rail logic is carried out. The result of this investigation, performed on 130nm process, is the formal identification of the design range in which dual rail logi...

Full description

Saved in:
Bibliographic Details
Main Authors: Razafindraibe, A., Maurine, P., Robert, M., Renaudin, M.
Format: Conference Proceeding
Language:English
Subjects:
CMOS logic circuits
Cryptography
Encoding
Energy consumption
Engineering Sciences
Logic design
Micro and nanotechnologies
Microelectronics
Rails
Robustness
Security
Semiconductor device modeling
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA attacks of dual rail logic is carried out. The result of this investigation, performed on 130nm process, is the formal identification of the design range in which dual rail logic can be considered as robust
ISSN:2324-8432
DOI:10.1109/VLSISOC.2006.313230