A Time-Based Digital Interface for RF and Baseband IC

In this paper, we propose a digital interface between RF and baseband IC in 5G system. The interface is based on a source synchronous clocking as in DDR (Double Data Rate). This interface provides a constant group delay and a simplified retransmission scheme. There are two different data types: one...

Full description

Saved in:
Bibliographic Details
Main Authors: Kim, Hasong, Jang, Horang, Lin, Helin, Huh, Junho
Format: Conference Proceeding
Language:English
Subjects:
5 G
Baseband
chip-to-chip interface
constant group delay
Delays
Downlink
Integrated circuits
power efficiency
Process control
Radio frequency
Real-time systems
reliable
retransmission
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we propose a digital interface between RF and baseband IC in 5G system. The interface is based on a source synchronous clocking as in DDR (Double Data Rate). This interface provides a constant group delay and a simplified retransmission scheme. There are two different data types: one is a lossy data; the other is a reliable data. To handle both types, we provides two types of data path: Default path and Safe path. The data lane is a single ended; the clock signal is differential signal. The max data rate per lane is 6.6Gbps. The area of 8 lanes for downlink and 4 lanes for uplink is about 1.1 mm 2 at 4 nm process. The power efficiency is 6.8pJ/bit.
ISSN:2158-4001
DOI:10.1109/ICCE56470.2023.10043529