Duty-Cycle Correction-based Model Predictive Current Control for PMSM Drives Fed by a Three-level Inverter with Low Switching Frequency

In this paper, a duty-cycle correction-based model predictive current control (DC-MPCC) is proposed for permanent magnet synchronous motor (PMSM) supplied by a neutral-point clamped three-level voltage source inverter (NPC-3LVSI). Unlike the conventional MPCC, which evaluates the impact of basic vol...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on power electronics 2023-06, Vol.38 (6), p.1-10
Main Authors: Yang, Haitao, Zhang, Yongchang, Li, Min
Format: Article
Language:English
Subjects:
Control systems
Cost function
Duty-cycle correction
Electric potential
Inverters
Mathematical models
Permanent magnets
PMSM
Predictive control
Resonant frequencies
State vectors
Steady-state
Switches
Switching
Switching frequency
Synchronous motors
three level inverter
Tracking errors
Voltage
Voltage control
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, a duty-cycle correction-based model predictive current control (DC-MPCC) is proposed for permanent magnet synchronous motor (PMSM) supplied by a neutral-point clamped three-level voltage source inverter (NPC-3LVSI). Unlike the conventional MPCC, which evaluates the impact of basic voltage vectors on the concerned state variables, the proposed DC-MPCC modifies the output voltage levels with optimized duty-cycle corrections. Firstly, the last three-phase voltage levels are assumed to be kept during the next control period. Then, the current tracking error and neutral-point potential are predicted. After that, the voltage levels are modified with zero, one, or two state changes, which formulate seven candidate solutions. Subsequently, the duty-cycle corrections of the modified voltage levels are computed based on the principle of minimizing current tracking error and neutral-point voltage drift. Finally, the optimal switch sequence is generated by evaluating and sorting a cost function with a penalty on switch actions. The proposed DC-MPCC features variable switching instants, relatively lower sampling frequency, and satisfactory performance under low switching frequency. Experimental tests carried out on a NPC-3LVSI fed PMSM drive, with 100 Hz fundamental frequency and 400 Hz switching frequency, accompanied by a video demonstration, validate the effectiveness of the proposed method.
ISSN:0885-8993
1941-0107
DOI:10.1109/TPEL.2023.3250480