Static timing analysis based circuit-limited-yield estimation

This paper presents a computationally efficient means for estimating parametric timing yield and guiding robust design-for-quality in the presence of manufacturing and operating environment variations. Computational efficiency is achieved by basing the proposed methodology on a post-processing step...

Full description

Saved in:
Bibliographic Details
Main Authors: Gattiker, A., Nassif, S., Dinakar, R., Long, C.
Format: Conference Proceeding
Language:English
Subjects:
Circuit analysis
Computational efficiency
Computer aided manufacturing
Delay
Microprocessors
Performance analysis
Pulp manufacturing
Robustness
Timing
Yield estimation
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a computationally efficient means for estimating parametric timing yield and guiding robust design-for-quality in the presence of manufacturing and operating environment variations. Computational efficiency is achieved by basing the proposed methodology on a post-processing step applied to the report generated as a by-product of static timing analysis. Efficiency is also ensured by exploiting the fact that for small processing/environment variations, a linear model is adequate for capturing the resulting delay change. Meaningful design guidance is achieved by analyzing the timing-related influence of variations on a path-by-path basis, allowing designers to perform a quality-oriented design pass focused on key paths. A coherent strategy is provided to handle both die-to-die and within-die variations. Examples from a PowerPC microprocessor illustrate the methodology and its capabilities.
DOI:10.1109/ISCAS.2002.1010645