Narrowing the Synthesis Gap: Academic FPGA Synthesis is Catching Up With the Industry

• Main Authors: Barzen, Benjamin L.C., Reais-Parsi, Arya, Hung, Eddie, Kang, Minwoo, Mishchenko, Alan, Greene, Jonathan W., Wawrzynek, John
• Format: Conference Proceeding
• Language: English
• Subjects: Field programmable gate arrays; Frequency synthesizers; Hardware design languages; Industries; Licenses; Logic gates; Runtime; synthesis; Table lookup; technology mapping
• ISSN: 1558-1101
• DOI: 10.23919/DATE56975.2023.10137310

Historically, open-source FPGA synthesis and technology mapping tools have been considered far inferior to industry-standard tools. We show that this is no longer true. Improvements in recent years to Yosys (Verilog elaborator) and ABC (technology mapper) have resulted in substantially better performance, evident in both the reduction of area utilization and the increase in the maximum achievable clock frequency. More specifically, we describe how ABC9 - a set of feature additions to ABC - was integrated into Yosys upstream and available in the latest version. Technology mapping now has a complete view of the circuit, including support for hard blocks (e.g., carry chains) and multiple clock domains for timing-aware mapping. We demonstrate how these improvements accumulate in dramatically better synthesis results, with Yosys-ABC9 reducing the delay gap from 30% to 0% on a commercial FPGA target for the commonly used VTR benchmark, thus matching Vivado's performance in terms of maximum clock frequency. We also measured the performance on a selection of circuits from OpenCores as well as literature, comparing the results produced by Vivado, Yosys-ABC1 (existing work), and the proposed Yosys-ABC9 integration.