Loading…
Mixed fluid-heat transfer approach for VLSI steady state thermal analysis
During the development of integrated circuits, the thermal design aspect is crucial for their safe operation. The problem of junction overheating remains a major obstacle to the most required performances of electronic systems: increased operation speed and the components miniaturization. In both ca...
Saved in:
Main Authors: | , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 407 vol.1 |
container_issue | |
container_start_page | 403 |
container_title | |
container_volume | 1 |
creator | Bougataya, M. Lakhsasi, A. Savaria, Y. Massicotte, D. |
description | During the development of integrated circuits, the thermal design aspect is crucial for their safe operation. The problem of junction overheating remains a major obstacle to the most required performances of electronic systems: increased operation speed and the components miniaturization. In both cases, those results are affected by junction overheating and associated induced higher thermal stress. The design of a reliable large and powerful processor requires whole device coupled fluid-heat transfer thermal analysis from junction to ambient. In this case, device electrothermal behavior is principally influenced by package geometry, junction structure, and physical heat source distribution. This paper presents a mixed fluid-heat transfer approach for thermal analysis of large VLSI devices. In this case, estimation of equivalent convection coefficient has become the major issue for device junction to ambient thermal analysis. Based on the FEM (finite element method), the approach combines fluid flow and heat transfer mechanism to predict, in general, IC working temperature. In addition, the effect of power density, position, heat sink characteristics, during thermal response is investigated. The new approach developed can be used for accurate rating of semiconductor devices or heat sink systems during large ASIC design. Results comparison between the proposed approach and traditional methods shows that this approach is effective as a design step. |
doi_str_mv | 10.1109/CCECE.2002.1015258 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1015258</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1015258</ieee_id><sourcerecordid>1015258</sourcerecordid><originalsourceid>FETCH-LOGICAL-i173t-40282fadac2f4ad6210e69a24c612244f54d486d060b3b719b352985713825693</originalsourceid><addsrcrecordid>eNotkMtKAzEUQIMPsK3-gG7yA1Nvbt5LGcY6UHHhY1tuJwkdmT5IRrB_b8Guzu5wOIzdC5gLAf6xrpu6mSMAzgUIjdpdsAlqayoLylyyKVgH0mqh_BWbgFNQWev8DZuW8g0Ayhk1Ye1r_xsDT8NPH6pNpJGPmXYlxczpcMh76jY87TP_Wr63vIyRwvEEGiMfNzFvaeC0o-FY-nLLrhMNJd6dOWOfz81H_VIt3xZt_bSsemHlWClAh4kCdZgUBYMCovGEqjMCUamkVTilBTCwlmsr_Fpq9E5bIR1q4-WMPfx7-xjj6pD7LeXj6rxA_gE3Bkys</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Mixed fluid-heat transfer approach for VLSI steady state thermal analysis</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bougataya, M. ; Lakhsasi, A. ; Savaria, Y. ; Massicotte, D.</creator><creatorcontrib>Bougataya, M. ; Lakhsasi, A. ; Savaria, Y. ; Massicotte, D.</creatorcontrib><description>During the development of integrated circuits, the thermal design aspect is crucial for their safe operation. The problem of junction overheating remains a major obstacle to the most required performances of electronic systems: increased operation speed and the components miniaturization. In both cases, those results are affected by junction overheating and associated induced higher thermal stress. The design of a reliable large and powerful processor requires whole device coupled fluid-heat transfer thermal analysis from junction to ambient. In this case, device electrothermal behavior is principally influenced by package geometry, junction structure, and physical heat source distribution. This paper presents a mixed fluid-heat transfer approach for thermal analysis of large VLSI devices. In this case, estimation of equivalent convection coefficient has become the major issue for device junction to ambient thermal analysis. Based on the FEM (finite element method), the approach combines fluid flow and heat transfer mechanism to predict, in general, IC working temperature. In addition, the effect of power density, position, heat sink characteristics, during thermal response is investigated. The new approach developed can be used for accurate rating of semiconductor devices or heat sink systems during large ASIC design. Results comparison between the proposed approach and traditional methods shows that this approach is effective as a design step.</description><identifier>ISSN: 0840-7789</identifier><identifier>ISBN: 0780375149</identifier><identifier>ISBN: 9780780375147</identifier><identifier>EISSN: 2576-7046</identifier><identifier>DOI: 10.1109/CCECE.2002.1015258</identifier><language>eng</language><publisher>IEEE</publisher><subject>Cogeneration ; Electronic packaging thermal management ; Electrothermal effects ; Finite element methods ; Geometry ; Heat sinks ; Power system reliability ; Steady-state ; Thermal stresses ; Very large scale integration</subject><ispartof>IEEE CCECE2002. Canadian Conference on Electrical and Computer Engineering. Conference Proceedings (Cat. No.02CH37373), 2002, Vol.1, p.403-407 vol.1</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1015258$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54530,54895,54907</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1015258$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bougataya, M.</creatorcontrib><creatorcontrib>Lakhsasi, A.</creatorcontrib><creatorcontrib>Savaria, Y.</creatorcontrib><creatorcontrib>Massicotte, D.</creatorcontrib><title>Mixed fluid-heat transfer approach for VLSI steady state thermal analysis</title><title>IEEE CCECE2002. Canadian Conference on Electrical and Computer Engineering. Conference Proceedings (Cat. No.02CH37373)</title><addtitle>CCECE</addtitle><description>During the development of integrated circuits, the thermal design aspect is crucial for their safe operation. The problem of junction overheating remains a major obstacle to the most required performances of electronic systems: increased operation speed and the components miniaturization. In both cases, those results are affected by junction overheating and associated induced higher thermal stress. The design of a reliable large and powerful processor requires whole device coupled fluid-heat transfer thermal analysis from junction to ambient. In this case, device electrothermal behavior is principally influenced by package geometry, junction structure, and physical heat source distribution. This paper presents a mixed fluid-heat transfer approach for thermal analysis of large VLSI devices. In this case, estimation of equivalent convection coefficient has become the major issue for device junction to ambient thermal analysis. Based on the FEM (finite element method), the approach combines fluid flow and heat transfer mechanism to predict, in general, IC working temperature. In addition, the effect of power density, position, heat sink characteristics, during thermal response is investigated. The new approach developed can be used for accurate rating of semiconductor devices or heat sink systems during large ASIC design. Results comparison between the proposed approach and traditional methods shows that this approach is effective as a design step.</description><subject>Cogeneration</subject><subject>Electronic packaging thermal management</subject><subject>Electrothermal effects</subject><subject>Finite element methods</subject><subject>Geometry</subject><subject>Heat sinks</subject><subject>Power system reliability</subject><subject>Steady-state</subject><subject>Thermal stresses</subject><subject>Very large scale integration</subject><issn>0840-7789</issn><issn>2576-7046</issn><isbn>0780375149</isbn><isbn>9780780375147</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkMtKAzEUQIMPsK3-gG7yA1Nvbt5LGcY6UHHhY1tuJwkdmT5IRrB_b8Guzu5wOIzdC5gLAf6xrpu6mSMAzgUIjdpdsAlqayoLylyyKVgH0mqh_BWbgFNQWev8DZuW8g0Ayhk1Ye1r_xsDT8NPH6pNpJGPmXYlxczpcMh76jY87TP_Wr63vIyRwvEEGiMfNzFvaeC0o-FY-nLLrhMNJd6dOWOfz81H_VIt3xZt_bSsemHlWClAh4kCdZgUBYMCovGEqjMCUamkVTilBTCwlmsr_Fpq9E5bIR1q4-WMPfx7-xjj6pD7LeXj6rxA_gE3Bkys</recordid><startdate>2002</startdate><enddate>2002</enddate><creator>Bougataya, M.</creator><creator>Lakhsasi, A.</creator><creator>Savaria, Y.</creator><creator>Massicotte, D.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2002</creationdate><title>Mixed fluid-heat transfer approach for VLSI steady state thermal analysis</title><author>Bougataya, M. ; Lakhsasi, A. ; Savaria, Y. ; Massicotte, D.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i173t-40282fadac2f4ad6210e69a24c612244f54d486d060b3b719b352985713825693</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Cogeneration</topic><topic>Electronic packaging thermal management</topic><topic>Electrothermal effects</topic><topic>Finite element methods</topic><topic>Geometry</topic><topic>Heat sinks</topic><topic>Power system reliability</topic><topic>Steady-state</topic><topic>Thermal stresses</topic><topic>Very large scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Bougataya, M.</creatorcontrib><creatorcontrib>Lakhsasi, A.</creatorcontrib><creatorcontrib>Savaria, Y.</creatorcontrib><creatorcontrib>Massicotte, D.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bougataya, M.</au><au>Lakhsasi, A.</au><au>Savaria, Y.</au><au>Massicotte, D.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Mixed fluid-heat transfer approach for VLSI steady state thermal analysis</atitle><btitle>IEEE CCECE2002. Canadian Conference on Electrical and Computer Engineering. Conference Proceedings (Cat. No.02CH37373)</btitle><stitle>CCECE</stitle><date>2002</date><risdate>2002</risdate><volume>1</volume><spage>403</spage><epage>407 vol.1</epage><pages>403-407 vol.1</pages><issn>0840-7789</issn><eissn>2576-7046</eissn><isbn>0780375149</isbn><isbn>9780780375147</isbn><abstract>During the development of integrated circuits, the thermal design aspect is crucial for their safe operation. The problem of junction overheating remains a major obstacle to the most required performances of electronic systems: increased operation speed and the components miniaturization. In both cases, those results are affected by junction overheating and associated induced higher thermal stress. The design of a reliable large and powerful processor requires whole device coupled fluid-heat transfer thermal analysis from junction to ambient. In this case, device electrothermal behavior is principally influenced by package geometry, junction structure, and physical heat source distribution. This paper presents a mixed fluid-heat transfer approach for thermal analysis of large VLSI devices. In this case, estimation of equivalent convection coefficient has become the major issue for device junction to ambient thermal analysis. Based on the FEM (finite element method), the approach combines fluid flow and heat transfer mechanism to predict, in general, IC working temperature. In addition, the effect of power density, position, heat sink characteristics, during thermal response is investigated. The new approach developed can be used for accurate rating of semiconductor devices or heat sink systems during large ASIC design. Results comparison between the proposed approach and traditional methods shows that this approach is effective as a design step.</abstract><pub>IEEE</pub><doi>10.1109/CCECE.2002.1015258</doi></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0840-7789 |
ispartof | IEEE CCECE2002. Canadian Conference on Electrical and Computer Engineering. Conference Proceedings (Cat. No.02CH37373), 2002, Vol.1, p.403-407 vol.1 |
issn | 0840-7789 2576-7046 |
language | eng |
recordid | cdi_ieee_primary_1015258 |
source | IEEE Electronic Library (IEL) Conference Proceedings |
subjects | Cogeneration Electronic packaging thermal management Electrothermal effects Finite element methods Geometry Heat sinks Power system reliability Steady-state Thermal stresses Very large scale integration |
title | Mixed fluid-heat transfer approach for VLSI steady state thermal analysis |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T15%3A18%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Mixed%20fluid-heat%20transfer%20approach%20for%20VLSI%20steady%20state%20thermal%20analysis&rft.btitle=IEEE%20CCECE2002.%20Canadian%20Conference%20on%20Electrical%20and%20Computer%20Engineering.%20Conference%20Proceedings%20(Cat.%20No.02CH37373)&rft.au=Bougataya,%20M.&rft.date=2002&rft.volume=1&rft.spage=403&rft.epage=407%20vol.1&rft.pages=403-407%20vol.1&rft.issn=0840-7789&rft.eissn=2576-7046&rft.isbn=0780375149&rft.isbn_list=9780780375147&rft_id=info:doi/10.1109/CCECE.2002.1015258&rft_dat=%3Cieee_6IE%3E1015258%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i173t-40282fadac2f4ad6210e69a24c612244f54d486d060b3b719b352985713825693%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1015258&rfr_iscdi=true |