Loading…

Curing Process for Passivation Layer of Backside-Illuminated CMOS Image Sensor

We fabricated Al/Al 2 O 3 /SiO 2 /Si and Al/HfO 2 /Si structures to optimize the passivation layer of a backside-illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor (CIS), with the key properties of the newly developed high- k passivation layer analyzed via border traps, in...

Full description

Saved in:
Bibliographic Details
Published in:IEEE access 2023-06, p.1-1
Main Authors: Park, Jongseo, Choi, Kyeong-Keun, An, Jehyun, Kang, Bohyeon, You, Hyeonseo, Hong, Giryun, Ahn, Sung-Min, Baek, Rock-Hyun
Format: Article
Language:English
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 1
container_issue
container_start_page 1
container_title IEEE access
container_volume
creator Park, Jongseo
Choi, Kyeong-Keun
An, Jehyun
Kang, Bohyeon
You, Hyeonseo
Hong, Giryun
Ahn, Sung-Min
Baek, Rock-Hyun
description We fabricated Al/Al 2 O 3 /SiO 2 /Si and Al/HfO 2 /Si structures to optimize the passivation layer of a backside-illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor (CIS), with the key properties of the newly developed high- k passivation layer analyzed via border traps, interface traps, and fixed charges. In the first experiment using Al 2 O 3 /SiO 2 bilayer-based structures, different thicknesses of SiO 2 were applied from 0 to 15 nm. The improvement in their properties was confirmed by applying forming gas annealing (FGA), a type of post-treatment, to all experimental systems. The first experiment results indicated that both the SiO 2 layer and FGA were effective for chemical passivation. However, a tradeoff occurred in the degree of improvement of the interface trap density (D it ) and fixed-charge density (Q f ) according to the SiO 2 layer thickness. Subsequently, in the second experiment using HfO 2 single-layer-based structures, FGA improved the border trap to a relatively poor extent compared to the first experiment. Nevertheless, FGA improved the electrical characteristics of the HfO 2 films without any side effects and results in optimal D it and |Q f /q| values of 2.59×10 11 eV -1 cm -2 and 1.00×10 12 cm -2 , respectively, demonstrating its potential for the passivation layer in BSI CIS applications.
doi_str_mv 10.1109/ACCESS.2023.3286976
format article
fullrecord <record><control><sourceid>ieee</sourceid><recordid>TN_cdi_ieee_primary_10154031</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10154031</ieee_id><sourcerecordid>10154031</sourcerecordid><originalsourceid>FETCH-ieee_primary_101540313</originalsourceid><addsrcrecordid>eNqFiUsKwjAUAIMgKOoJdPEu0Jo09rfUUFHwB3Uvwb6WaNtIngq9vS7cO5uBGcamgvtC8HS-VCrLcz_ggfRlkERpHPXYMBBR6slQRgM2IbrxL8k3hfGQHdTLmbaCk7NXJILSOjhpIvPWT2Nb2OkOHdgSVvp6J1Ogt63rV2Na_cQC1P6Yw7bRFUKOLVk3Zv1S14STn0dsts7OauMZRLw8nGm06y6Ci3DBpZB_9gfJjT3W</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Curing Process for Passivation Layer of Backside-Illuminated CMOS Image Sensor</title><source>IEEE Xplore Open Access Journals</source><creator>Park, Jongseo ; Choi, Kyeong-Keun ; An, Jehyun ; Kang, Bohyeon ; You, Hyeonseo ; Hong, Giryun ; Ahn, Sung-Min ; Baek, Rock-Hyun</creator><creatorcontrib>Park, Jongseo ; Choi, Kyeong-Keun ; An, Jehyun ; Kang, Bohyeon ; You, Hyeonseo ; Hong, Giryun ; Ahn, Sung-Min ; Baek, Rock-Hyun</creatorcontrib><description>We fabricated Al/Al 2 O 3 /SiO 2 /Si and Al/HfO 2 /Si structures to optimize the passivation layer of a backside-illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor (CIS), with the key properties of the newly developed high- k passivation layer analyzed via border traps, interface traps, and fixed charges. In the first experiment using Al 2 O 3 /SiO 2 bilayer-based structures, different thicknesses of SiO 2 were applied from 0 to 15 nm. The improvement in their properties was confirmed by applying forming gas annealing (FGA), a type of post-treatment, to all experimental systems. The first experiment results indicated that both the SiO 2 layer and FGA were effective for chemical passivation. However, a tradeoff occurred in the degree of improvement of the interface trap density (D it ) and fixed-charge density (Q f ) according to the SiO 2 layer thickness. Subsequently, in the second experiment using HfO 2 single-layer-based structures, FGA improved the border trap to a relatively poor extent compared to the first experiment. Nevertheless, FGA improved the electrical characteristics of the HfO 2 films without any side effects and results in optimal D it and |Q f /q| values of 2.59×10 11 eV -1 cm -2 and 1.00×10 12 cm -2 , respectively, demonstrating its potential for the passivation layer in BSI CIS applications.</description><identifier>EISSN: 2169-3536</identifier><identifier>DOI: 10.1109/ACCESS.2023.3286976</identifier><identifier>CODEN: IAECCG</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitance-voltage characteristics ; CMOS image sensor ; forming gas annealing ; Hafnium oxide ; HfO&lt;sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"&gt;2 ; High-k dielectric materials ; Passivation ; plasma-enhanced atomic layer deposition ; Silicon ; SiO&lt;sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"&gt;2 ; Substrates ; surface passivation</subject><ispartof>IEEE access, 2023-06, p.1-1</ispartof><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><orcidid>0000-0002-6175-8101 ; 0000-0001-8460-698X ; 0000-0002-7008-6087 ; 0000-0002-4950-757X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10154031$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,780,784,27633,27924,27925,54933</link.rule.ids></links><search><creatorcontrib>Park, Jongseo</creatorcontrib><creatorcontrib>Choi, Kyeong-Keun</creatorcontrib><creatorcontrib>An, Jehyun</creatorcontrib><creatorcontrib>Kang, Bohyeon</creatorcontrib><creatorcontrib>You, Hyeonseo</creatorcontrib><creatorcontrib>Hong, Giryun</creatorcontrib><creatorcontrib>Ahn, Sung-Min</creatorcontrib><creatorcontrib>Baek, Rock-Hyun</creatorcontrib><title>Curing Process for Passivation Layer of Backside-Illuminated CMOS Image Sensor</title><title>IEEE access</title><addtitle>Access</addtitle><description>We fabricated Al/Al 2 O 3 /SiO 2 /Si and Al/HfO 2 /Si structures to optimize the passivation layer of a backside-illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor (CIS), with the key properties of the newly developed high- k passivation layer analyzed via border traps, interface traps, and fixed charges. In the first experiment using Al 2 O 3 /SiO 2 bilayer-based structures, different thicknesses of SiO 2 were applied from 0 to 15 nm. The improvement in their properties was confirmed by applying forming gas annealing (FGA), a type of post-treatment, to all experimental systems. The first experiment results indicated that both the SiO 2 layer and FGA were effective for chemical passivation. However, a tradeoff occurred in the degree of improvement of the interface trap density (D it ) and fixed-charge density (Q f ) according to the SiO 2 layer thickness. Subsequently, in the second experiment using HfO 2 single-layer-based structures, FGA improved the border trap to a relatively poor extent compared to the first experiment. Nevertheless, FGA improved the electrical characteristics of the HfO 2 films without any side effects and results in optimal D it and |Q f /q| values of 2.59×10 11 eV -1 cm -2 and 1.00×10 12 cm -2 , respectively, demonstrating its potential for the passivation layer in BSI CIS applications.</description><subject>Capacitance-voltage characteristics</subject><subject>CMOS image sensor</subject><subject>forming gas annealing</subject><subject>Hafnium oxide</subject><subject>HfO&lt;sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"&gt;2</subject><subject>High-k dielectric materials</subject><subject>Passivation</subject><subject>plasma-enhanced atomic layer deposition</subject><subject>Silicon</subject><subject>SiO&lt;sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"&gt;2</subject><subject>Substrates</subject><subject>surface passivation</subject><issn>2169-3536</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><recordid>eNqFiUsKwjAUAIMgKOoJdPEu0Jo09rfUUFHwB3Uvwb6WaNtIngq9vS7cO5uBGcamgvtC8HS-VCrLcz_ggfRlkERpHPXYMBBR6slQRgM2IbrxL8k3hfGQHdTLmbaCk7NXJILSOjhpIvPWT2Nb2OkOHdgSVvp6J1Ogt63rV2Na_cQC1P6Yw7bRFUKOLVk3Zv1S14STn0dsts7OauMZRLw8nGm06y6Ci3DBpZB_9gfJjT3W</recordid><startdate>20230615</startdate><enddate>20230615</enddate><creator>Park, Jongseo</creator><creator>Choi, Kyeong-Keun</creator><creator>An, Jehyun</creator><creator>Kang, Bohyeon</creator><creator>You, Hyeonseo</creator><creator>Hong, Giryun</creator><creator>Ahn, Sung-Min</creator><creator>Baek, Rock-Hyun</creator><general>IEEE</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><orcidid>https://orcid.org/0000-0002-6175-8101</orcidid><orcidid>https://orcid.org/0000-0001-8460-698X</orcidid><orcidid>https://orcid.org/0000-0002-7008-6087</orcidid><orcidid>https://orcid.org/0000-0002-4950-757X</orcidid></search><sort><creationdate>20230615</creationdate><title>Curing Process for Passivation Layer of Backside-Illuminated CMOS Image Sensor</title><author>Park, Jongseo ; Choi, Kyeong-Keun ; An, Jehyun ; Kang, Bohyeon ; You, Hyeonseo ; Hong, Giryun ; Ahn, Sung-Min ; Baek, Rock-Hyun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_101540313</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Capacitance-voltage characteristics</topic><topic>CMOS image sensor</topic><topic>forming gas annealing</topic><topic>Hafnium oxide</topic><topic>HfO&lt;sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"&gt;2</topic><topic>High-k dielectric materials</topic><topic>Passivation</topic><topic>plasma-enhanced atomic layer deposition</topic><topic>Silicon</topic><topic>SiO&lt;sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"&gt;2</topic><topic>Substrates</topic><topic>surface passivation</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Park, Jongseo</creatorcontrib><creatorcontrib>Choi, Kyeong-Keun</creatorcontrib><creatorcontrib>An, Jehyun</creatorcontrib><creatorcontrib>Kang, Bohyeon</creatorcontrib><creatorcontrib>You, Hyeonseo</creatorcontrib><creatorcontrib>Hong, Giryun</creatorcontrib><creatorcontrib>Ahn, Sung-Min</creatorcontrib><creatorcontrib>Baek, Rock-Hyun</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Xplore Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) Online</collection><collection>IEEE/IET Electronic Library (IEL)</collection><jtitle>IEEE access</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Park, Jongseo</au><au>Choi, Kyeong-Keun</au><au>An, Jehyun</au><au>Kang, Bohyeon</au><au>You, Hyeonseo</au><au>Hong, Giryun</au><au>Ahn, Sung-Min</au><au>Baek, Rock-Hyun</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Curing Process for Passivation Layer of Backside-Illuminated CMOS Image Sensor</atitle><jtitle>IEEE access</jtitle><stitle>Access</stitle><date>2023-06-15</date><risdate>2023</risdate><spage>1</spage><epage>1</epage><pages>1-1</pages><eissn>2169-3536</eissn><coden>IAECCG</coden><abstract>We fabricated Al/Al 2 O 3 /SiO 2 /Si and Al/HfO 2 /Si structures to optimize the passivation layer of a backside-illuminated (BSI) complementary metal oxide semiconductor (CMOS) image sensor (CIS), with the key properties of the newly developed high- k passivation layer analyzed via border traps, interface traps, and fixed charges. In the first experiment using Al 2 O 3 /SiO 2 bilayer-based structures, different thicknesses of SiO 2 were applied from 0 to 15 nm. The improvement in their properties was confirmed by applying forming gas annealing (FGA), a type of post-treatment, to all experimental systems. The first experiment results indicated that both the SiO 2 layer and FGA were effective for chemical passivation. However, a tradeoff occurred in the degree of improvement of the interface trap density (D it ) and fixed-charge density (Q f ) according to the SiO 2 layer thickness. Subsequently, in the second experiment using HfO 2 single-layer-based structures, FGA improved the border trap to a relatively poor extent compared to the first experiment. Nevertheless, FGA improved the electrical characteristics of the HfO 2 films without any side effects and results in optimal D it and |Q f /q| values of 2.59×10 11 eV -1 cm -2 and 1.00×10 12 cm -2 , respectively, demonstrating its potential for the passivation layer in BSI CIS applications.</abstract><pub>IEEE</pub><doi>10.1109/ACCESS.2023.3286976</doi><orcidid>https://orcid.org/0000-0002-6175-8101</orcidid><orcidid>https://orcid.org/0000-0001-8460-698X</orcidid><orcidid>https://orcid.org/0000-0002-7008-6087</orcidid><orcidid>https://orcid.org/0000-0002-4950-757X</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier EISSN: 2169-3536
ispartof IEEE access, 2023-06, p.1-1
issn 2169-3536
language eng
recordid cdi_ieee_primary_10154031
source IEEE Xplore Open Access Journals
subjects Capacitance-voltage characteristics
CMOS image sensor
forming gas annealing
Hafnium oxide
HfO<sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">2
High-k dielectric materials
Passivation
plasma-enhanced atomic layer deposition
Silicon
SiO<sub xmlns:ali="http://www.niso.org/schemas/ali/1.0/" xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">2
Substrates
surface passivation
title Curing Process for Passivation Layer of Backside-Illuminated CMOS Image Sensor
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T17%3A33%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Curing%20Process%20for%20Passivation%20Layer%20of%20Backside-Illuminated%20CMOS%20Image%20Sensor&rft.jtitle=IEEE%20access&rft.au=Park,%20Jongseo&rft.date=2023-06-15&rft.spage=1&rft.epage=1&rft.pages=1-1&rft.eissn=2169-3536&rft.coden=IAECCG&rft_id=info:doi/10.1109/ACCESS.2023.3286976&rft_dat=%3Cieee%3E10154031%3C/ieee%3E%3Cgrp_id%3Ecdi_FETCH-ieee_primary_101540313%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10154031&rfr_iscdi=true