An 8b 1.0-to-1.25GS/s Time-Based ADC with Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDC

An 8-bit digital intensive time-based ADC implemented in 5nm CMOS is presented in this work. It proposes a bipolar ramp-based voltage-to-time converter (BVTC) to eliminate the reference voltage and to allow a wide input swing of 0.75Vpp,diff. A redundancy scheme for the input polarity decision taken...

Full description

Saved in:
Bibliographic Details
Published in:IEEE solid-state circuits letters 2023-07, p.1-1
Main Authors: Yonar, A. Serdar, Francese, Pier Andrea, Brandli, Matthias, Kossel, Marcel, Prathapan, Mridula, Morf, Thomas, Ruffino, Andrea, Kim, Gain, Jang, Taekwang
Format: Article
Language:English
Subjects:
1/f noise
Calibration
Capacitors
Interpolation
phase interpolation
Redundancy
ring-oscillator
Solid state circuits
Time-based ADC
time-to-digital converter
Voltage
voltage-to-time converter
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 1
container_issue
container_start_page 1
container_title IEEE solid-state circuits letters
container_volume
creator Yonar, A. Serdar
Francese, Pier Andrea
Brandli, Matthias
Kossel, Marcel
Prathapan, Mridula
Morf, Thomas
Ruffino, Andrea
Kim, Gain
Jang, Taekwang
description An 8-bit digital intensive time-based ADC implemented in 5nm CMOS is presented in this work. It proposes a bipolar ramp-based voltage-to-time converter (BVTC) to eliminate the reference voltage and to allow a wide input swing of 0.75Vpp,diff. A redundancy scheme for the input polarity decision taken for 1-bit voltage domain folding is introduced against wrong decisions which eliminates comparator calibration in analog domain and allows a more efficient design. Sense amplifier latch (SAL) interpolation technique is presented which reduces the power and area consumption when phase interpolating the time-to-digital converter (TDC) signals. The ADC reaches 1GS/s sampling rate with 0.7V supply and 1.25GS/s with 0.8V supply and achieves 16.6fJ/conv-step and 20.3fJ/conv-step Walden FoM respectively. The total active area is 313μm2.
doi_str_mv 10.1109/LSSC.2023.3293273
format article
fullrecord <record><control><sourceid>ieee</sourceid><recordid>TN_cdi_ieee_primary_10175545</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10175545</ieee_id><sourcerecordid>10175545</sourcerecordid><originalsourceid>FETCH-ieee_primary_101755453</originalsourceid><addsrcrecordid>eNqFi8FKAzEURYMgWLQfIHTxfiDpS2I6neU0tVUoCM7gtsT2tY3MZIYkKP69tbh3cy-cey5j9xKFlFhON3VthUKlhValVoW-YiNlCs3LGeobNk7pAxFlKWca5yP2WQWYv4MUyHPPpVBmXU8TNL4jvnCJ9lAtLXz5fIKFH_rWRXhrLLiwh5pCIqi6ofUHTxE2Lu9O8BwyxV8xn7_rS776cISXtPPtmfYRmqW9Y9cH1yYa__Utm6weG_vEPRFth-g7F7-3EmVhzIPR_8w_hR9IIw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>An 8b 1.0-to-1.25GS/s Time-Based ADC with Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDC</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Yonar, A. Serdar ; Francese, Pier Andrea ; Brandli, Matthias ; Kossel, Marcel ; Prathapan, Mridula ; Morf, Thomas ; Ruffino, Andrea ; Kim, Gain ; Jang, Taekwang</creator><creatorcontrib>Yonar, A. Serdar ; Francese, Pier Andrea ; Brandli, Matthias ; Kossel, Marcel ; Prathapan, Mridula ; Morf, Thomas ; Ruffino, Andrea ; Kim, Gain ; Jang, Taekwang</creatorcontrib><description>An 8-bit digital intensive time-based ADC implemented in 5nm CMOS is presented in this work. It proposes a bipolar ramp-based voltage-to-time converter (BVTC) to eliminate the reference voltage and to allow a wide input swing of 0.75Vpp,diff. A redundancy scheme for the input polarity decision taken for 1-bit voltage domain folding is introduced against wrong decisions which eliminates comparator calibration in analog domain and allows a more efficient design. Sense amplifier latch (SAL) interpolation technique is presented which reduces the power and area consumption when phase interpolating the time-to-digital converter (TDC) signals. The ADC reaches 1GS/s sampling rate with 0.7V supply and 1.25GS/s with 0.8V supply and achieves 16.6fJ/conv-step and 20.3fJ/conv-step Walden FoM respectively. The total active area is 313μm2.</description><identifier>EISSN: 2573-9603</identifier><identifier>DOI: 10.1109/LSSC.2023.3293273</identifier><identifier>CODEN: ISCLCN</identifier><language>eng</language><publisher>IEEE</publisher><subject>1/f noise ; Calibration ; Capacitors ; Interpolation ; phase interpolation ; Redundancy ; ring-oscillator ; Solid state circuits ; Time-based ADC ; time-to-digital converter ; Voltage ; voltage-to-time converter</subject><ispartof>IEEE solid-state circuits letters, 2023-07, p.1-1</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><orcidid>0000-0002-1500-742X ; 0000-0001-5691-0888 ; 0000-0003-2944-9058 ; 0000-0002-2712-6653 ; 0000-0002-3680-8816 ; 0000-0003-3053-2422</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10175545$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27901,27902,54771</link.rule.ids></links><search><creatorcontrib>Yonar, A. Serdar</creatorcontrib><creatorcontrib>Francese, Pier Andrea</creatorcontrib><creatorcontrib>Brandli, Matthias</creatorcontrib><creatorcontrib>Kossel, Marcel</creatorcontrib><creatorcontrib>Prathapan, Mridula</creatorcontrib><creatorcontrib>Morf, Thomas</creatorcontrib><creatorcontrib>Ruffino, Andrea</creatorcontrib><creatorcontrib>Kim, Gain</creatorcontrib><creatorcontrib>Jang, Taekwang</creatorcontrib><title>An 8b 1.0-to-1.25GS/s Time-Based ADC with Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDC</title><title>IEEE solid-state circuits letters</title><addtitle>LSSC</addtitle><description>An 8-bit digital intensive time-based ADC implemented in 5nm CMOS is presented in this work. It proposes a bipolar ramp-based voltage-to-time converter (BVTC) to eliminate the reference voltage and to allow a wide input swing of 0.75Vpp,diff. A redundancy scheme for the input polarity decision taken for 1-bit voltage domain folding is introduced against wrong decisions which eliminates comparator calibration in analog domain and allows a more efficient design. Sense amplifier latch (SAL) interpolation technique is presented which reduces the power and area consumption when phase interpolating the time-to-digital converter (TDC) signals. The ADC reaches 1GS/s sampling rate with 0.7V supply and 1.25GS/s with 0.8V supply and achieves 16.6fJ/conv-step and 20.3fJ/conv-step Walden FoM respectively. The total active area is 313μm2.</description><subject>1/f noise</subject><subject>Calibration</subject><subject>Capacitors</subject><subject>Interpolation</subject><subject>phase interpolation</subject><subject>Redundancy</subject><subject>ring-oscillator</subject><subject>Solid state circuits</subject><subject>Time-based ADC</subject><subject>time-to-digital converter</subject><subject>Voltage</subject><subject>voltage-to-time converter</subject><issn>2573-9603</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><recordid>eNqFi8FKAzEURYMgWLQfIHTxfiDpS2I6neU0tVUoCM7gtsT2tY3MZIYkKP69tbh3cy-cey5j9xKFlFhON3VthUKlhValVoW-YiNlCs3LGeobNk7pAxFlKWca5yP2WQWYv4MUyHPPpVBmXU8TNL4jvnCJ9lAtLXz5fIKFH_rWRXhrLLiwh5pCIqi6ofUHTxE2Lu9O8BwyxV8xn7_rS776cISXtPPtmfYRmqW9Y9cH1yYa__Utm6weG_vEPRFth-g7F7-3EmVhzIPR_8w_hR9IIw</recordid><startdate>20230706</startdate><enddate>20230706</enddate><creator>Yonar, A. Serdar</creator><creator>Francese, Pier Andrea</creator><creator>Brandli, Matthias</creator><creator>Kossel, Marcel</creator><creator>Prathapan, Mridula</creator><creator>Morf, Thomas</creator><creator>Ruffino, Andrea</creator><creator>Kim, Gain</creator><creator>Jang, Taekwang</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><orcidid>https://orcid.org/0000-0002-1500-742X</orcidid><orcidid>https://orcid.org/0000-0001-5691-0888</orcidid><orcidid>https://orcid.org/0000-0003-2944-9058</orcidid><orcidid>https://orcid.org/0000-0002-2712-6653</orcidid><orcidid>https://orcid.org/0000-0002-3680-8816</orcidid><orcidid>https://orcid.org/0000-0003-3053-2422</orcidid></search><sort><creationdate>20230706</creationdate><title>An 8b 1.0-to-1.25GS/s Time-Based ADC with Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDC</title><author>Yonar, A. Serdar ; Francese, Pier Andrea ; Brandli, Matthias ; Kossel, Marcel ; Prathapan, Mridula ; Morf, Thomas ; Ruffino, Andrea ; Kim, Gain ; Jang, Taekwang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_101755453</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>1/f noise</topic><topic>Calibration</topic><topic>Capacitors</topic><topic>Interpolation</topic><topic>phase interpolation</topic><topic>Redundancy</topic><topic>ring-oscillator</topic><topic>Solid state circuits</topic><topic>Time-based ADC</topic><topic>time-to-digital converter</topic><topic>Voltage</topic><topic>voltage-to-time converter</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Yonar, A. Serdar</creatorcontrib><creatorcontrib>Francese, Pier Andrea</creatorcontrib><creatorcontrib>Brandli, Matthias</creatorcontrib><creatorcontrib>Kossel, Marcel</creatorcontrib><creatorcontrib>Prathapan, Mridula</creatorcontrib><creatorcontrib>Morf, Thomas</creatorcontrib><creatorcontrib>Ruffino, Andrea</creatorcontrib><creatorcontrib>Kim, Gain</creatorcontrib><creatorcontrib>Jang, Taekwang</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEL</collection><jtitle>IEEE solid-state circuits letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Yonar, A. Serdar</au><au>Francese, Pier Andrea</au><au>Brandli, Matthias</au><au>Kossel, Marcel</au><au>Prathapan, Mridula</au><au>Morf, Thomas</au><au>Ruffino, Andrea</au><au>Kim, Gain</au><au>Jang, Taekwang</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>An 8b 1.0-to-1.25GS/s Time-Based ADC with Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDC</atitle><jtitle>IEEE solid-state circuits letters</jtitle><stitle>LSSC</stitle><date>2023-07-06</date><risdate>2023</risdate><spage>1</spage><epage>1</epage><pages>1-1</pages><eissn>2573-9603</eissn><coden>ISCLCN</coden><abstract>An 8-bit digital intensive time-based ADC implemented in 5nm CMOS is presented in this work. It proposes a bipolar ramp-based voltage-to-time converter (BVTC) to eliminate the reference voltage and to allow a wide input swing of 0.75Vpp,diff. A redundancy scheme for the input polarity decision taken for 1-bit voltage domain folding is introduced against wrong decisions which eliminates comparator calibration in analog domain and allows a more efficient design. Sense amplifier latch (SAL) interpolation technique is presented which reduces the power and area consumption when phase interpolating the time-to-digital converter (TDC) signals. The ADC reaches 1GS/s sampling rate with 0.7V supply and 1.25GS/s with 0.8V supply and achieves 16.6fJ/conv-step and 20.3fJ/conv-step Walden FoM respectively. The total active area is 313μm2.</abstract><pub>IEEE</pub><doi>10.1109/LSSC.2023.3293273</doi><orcidid>https://orcid.org/0000-0002-1500-742X</orcidid><orcidid>https://orcid.org/0000-0001-5691-0888</orcidid><orcidid>https://orcid.org/0000-0003-2944-9058</orcidid><orcidid>https://orcid.org/0000-0002-2712-6653</orcidid><orcidid>https://orcid.org/0000-0002-3680-8816</orcidid><orcidid>https://orcid.org/0000-0003-3053-2422</orcidid></addata></record>
fulltext fulltext
identifier EISSN: 2573-9603
ispartof IEEE solid-state circuits letters, 2023-07, p.1-1
issn 2573-9603
language eng
recordid cdi_ieee_primary_10175545
source IEEE Electronic Library (IEL) Journals
subjects 1/f noise
Calibration
Capacitors
Interpolation
phase interpolation
Redundancy
ring-oscillator
Solid state circuits
Time-based ADC
time-to-digital converter
Voltage
voltage-to-time converter
title An 8b 1.0-to-1.25GS/s Time-Based ADC with Bipolar VTC and Sense Amplifier Latch Interpolated Gated Ring Oscillator TDC
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-23T07%3A28%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=An%208b%201.0-to-1.25GS/s%20Time-Based%20ADC%20with%20Bipolar%20VTC%20and%20Sense%20Amplifier%20Latch%20Interpolated%20Gated%20Ring%20Oscillator%20TDC&rft.jtitle=IEEE%20solid-state%20circuits%20letters&rft.au=Yonar,%20A.%20Serdar&rft.date=2023-07-06&rft.spage=1&rft.epage=1&rft.pages=1-1&rft.eissn=2573-9603&rft.coden=ISCLCN&rft_id=info:doi/10.1109/LSSC.2023.3293273&rft_dat=%3Cieee%3E10175545%3C/ieee%3E%3Cgrp_id%3Ecdi_FETCH-ieee_primary_101755453%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10175545&rfr_iscdi=true