Loading…
Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection
Modern industrial applications are demanding high computational power due to the evolution of features and components, such as real-time communication and control, image processing techniques, and security. In the microprocessor space, the high demand for computational power can only be satisfied by...
Saved in:
Main Authors: | , , , , |
---|---|
Format: | Conference Proceeding |
Language: | English |
Subjects: | |
Online Access: | Request full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
cited_by | |
---|---|
cites | |
container_end_page | 6 |
container_issue | |
container_start_page | 1 |
container_title | |
container_volume | |
creator | Garcia, Sergio Arribas Gracioli, Giovani Hoornaert, Denis Kloda, Tomasz Caccamo, Marco |
description | Modern industrial applications are demanding high computational power due to the evolution of features and components, such as real-time communication and control, image processing techniques, and security. In the microprocessor space, the high demand for computational power can only be satisfied by the integration of high-performance hardware components. Amongst them, caches and their replacement policies play a major role in preventing costly off-chip memory accesses.In this article, we argue that enabling caches with several eviction policies that can be selected at the software-layer and changed during an application execution can help substantially decrease its execution time (by increasing the cache hit ratio). To demonstrate this, we (1) present the implementation of an open-source cache simulation framework, (2) propose four distinct approaches to identify when to change the policy during the execution, and (3) assess the cache hit rate improvements brought. Experiments show that workloads running with the proposed approaches can feature up to 30% cache miss rate improvement in comparison to using the LRU replacement policy. |
doi_str_mv | 10.1109/ISIE51358.2023.10228033 |
format | conference_proceeding |
fullrecord | <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_10228033</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10228033</ieee_id><sourcerecordid>10228033</sourcerecordid><originalsourceid>FETCH-LOGICAL-h153t-28dff8acf413b71ed6959121bf1ebffdde78c126c3f95e9fc1719cd0a32ff8be3</originalsourceid><addsrcrecordid>eNo1kF9rwjAUxbPBYOL8BoPlC9Tl5po2eRRxW0GYoHuWNLnRjNqWtsr89vPP9nTgnPM7D4exFxBjAGFe81U-V4BKj6WQOAYhpRaId2xkMqNRCTQmg8k9G0hIMVEwUY9s1HXfQgiUAFmqB2yb75u2PsZqy_sd8fkPuUMf64qv4554HXhe-UPXt9GWfNo0ZXT2Enfndlsftju-LG1Vkecz6y78MborvqzP1RNfUUlX44k9BFt2NPrTIft6m69nH8ni8z2fTRfJDhT2idQ-BG1dmAAWGZBPjTIgoQhARQjeU6YdyNRhMIpMcJCBcV5YlGeuIByy59tuJKJN08a9bU-b_2_wF0NEW3U</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection</title><source>IEEE Xplore All Conference Series</source><creator>Garcia, Sergio Arribas ; Gracioli, Giovani ; Hoornaert, Denis ; Kloda, Tomasz ; Caccamo, Marco</creator><creatorcontrib>Garcia, Sergio Arribas ; Gracioli, Giovani ; Hoornaert, Denis ; Kloda, Tomasz ; Caccamo, Marco</creatorcontrib><description>Modern industrial applications are demanding high computational power due to the evolution of features and components, such as real-time communication and control, image processing techniques, and security. In the microprocessor space, the high demand for computational power can only be satisfied by the integration of high-performance hardware components. Amongst them, caches and their replacement policies play a major role in preventing costly off-chip memory accesses.In this article, we argue that enabling caches with several eviction policies that can be selected at the software-layer and changed during an application execution can help substantially decrease its execution time (by increasing the cache hit ratio). To demonstrate this, we (1) present the implementation of an open-source cache simulation framework, (2) propose four distinct approaches to identify when to change the policy during the execution, and (3) assess the cache hit rate improvements brought. Experiments show that workloads running with the proposed approaches can feature up to 30% cache miss rate improvement in comparison to using the LRU replacement policy.</description><identifier>EISSN: 2163-5145</identifier><identifier>EISBN: 9798350399714</identifier><identifier>DOI: 10.1109/ISIE51358.2023.10228033</identifier><language>eng</language><publisher>IEEE</publisher><subject>Aerospace electronics ; Cache memories ; eviction policies ; Hardware ; hit ratio ; Image processing ; Industrial electronics ; Microprocessors ; Real-time systems ; Security</subject><ispartof>2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE), 2023, p.1-6</ispartof><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10228033$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10228033$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Garcia, Sergio Arribas</creatorcontrib><creatorcontrib>Gracioli, Giovani</creatorcontrib><creatorcontrib>Hoornaert, Denis</creatorcontrib><creatorcontrib>Kloda, Tomasz</creatorcontrib><creatorcontrib>Caccamo, Marco</creatorcontrib><title>Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection</title><title>2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE)</title><addtitle>ISIE</addtitle><description>Modern industrial applications are demanding high computational power due to the evolution of features and components, such as real-time communication and control, image processing techniques, and security. In the microprocessor space, the high demand for computational power can only be satisfied by the integration of high-performance hardware components. Amongst them, caches and their replacement policies play a major role in preventing costly off-chip memory accesses.In this article, we argue that enabling caches with several eviction policies that can be selected at the software-layer and changed during an application execution can help substantially decrease its execution time (by increasing the cache hit ratio). To demonstrate this, we (1) present the implementation of an open-source cache simulation framework, (2) propose four distinct approaches to identify when to change the policy during the execution, and (3) assess the cache hit rate improvements brought. Experiments show that workloads running with the proposed approaches can feature up to 30% cache miss rate improvement in comparison to using the LRU replacement policy.</description><subject>Aerospace electronics</subject><subject>Cache memories</subject><subject>eviction policies</subject><subject>Hardware</subject><subject>hit ratio</subject><subject>Image processing</subject><subject>Industrial electronics</subject><subject>Microprocessors</subject><subject>Real-time systems</subject><subject>Security</subject><issn>2163-5145</issn><isbn>9798350399714</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2023</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1kF9rwjAUxbPBYOL8BoPlC9Tl5po2eRRxW0GYoHuWNLnRjNqWtsr89vPP9nTgnPM7D4exFxBjAGFe81U-V4BKj6WQOAYhpRaId2xkMqNRCTQmg8k9G0hIMVEwUY9s1HXfQgiUAFmqB2yb75u2PsZqy_sd8fkPuUMf64qv4554HXhe-UPXt9GWfNo0ZXT2Enfndlsftju-LG1Vkecz6y78MborvqzP1RNfUUlX44k9BFt2NPrTIft6m69nH8ni8z2fTRfJDhT2idQ-BG1dmAAWGZBPjTIgoQhARQjeU6YdyNRhMIpMcJCBcV5YlGeuIByy59tuJKJN08a9bU-b_2_wF0NEW3U</recordid><startdate>20230619</startdate><enddate>20230619</enddate><creator>Garcia, Sergio Arribas</creator><creator>Gracioli, Giovani</creator><creator>Hoornaert, Denis</creator><creator>Kloda, Tomasz</creator><creator>Caccamo, Marco</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>20230619</creationdate><title>Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection</title><author>Garcia, Sergio Arribas ; Gracioli, Giovani ; Hoornaert, Denis ; Kloda, Tomasz ; Caccamo, Marco</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-h153t-28dff8acf413b71ed6959121bf1ebffdde78c126c3f95e9fc1719cd0a32ff8be3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Aerospace electronics</topic><topic>Cache memories</topic><topic>eviction policies</topic><topic>Hardware</topic><topic>hit ratio</topic><topic>Image processing</topic><topic>Industrial electronics</topic><topic>Microprocessors</topic><topic>Real-time systems</topic><topic>Security</topic><toplevel>online_resources</toplevel><creatorcontrib>Garcia, Sergio Arribas</creatorcontrib><creatorcontrib>Gracioli, Giovani</creatorcontrib><creatorcontrib>Hoornaert, Denis</creatorcontrib><creatorcontrib>Kloda, Tomasz</creatorcontrib><creatorcontrib>Caccamo, Marco</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Garcia, Sergio Arribas</au><au>Gracioli, Giovani</au><au>Hoornaert, Denis</au><au>Kloda, Tomasz</au><au>Caccamo, Marco</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection</atitle><btitle>2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE)</btitle><stitle>ISIE</stitle><date>2023-06-19</date><risdate>2023</risdate><spage>1</spage><epage>6</epage><pages>1-6</pages><eissn>2163-5145</eissn><eisbn>9798350399714</eisbn><abstract>Modern industrial applications are demanding high computational power due to the evolution of features and components, such as real-time communication and control, image processing techniques, and security. In the microprocessor space, the high demand for computational power can only be satisfied by the integration of high-performance hardware components. Amongst them, caches and their replacement policies play a major role in preventing costly off-chip memory accesses.In this article, we argue that enabling caches with several eviction policies that can be selected at the software-layer and changed during an application execution can help substantially decrease its execution time (by increasing the cache hit ratio). To demonstrate this, we (1) present the implementation of an open-source cache simulation framework, (2) propose four distinct approaches to identify when to change the policy during the execution, and (3) assess the cache hit rate improvements brought. Experiments show that workloads running with the proposed approaches can feature up to 30% cache miss rate improvement in comparison to using the LRU replacement policy.</abstract><pub>IEEE</pub><doi>10.1109/ISIE51358.2023.10228033</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | EISSN: 2163-5145 |
ispartof | 2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE), 2023, p.1-6 |
issn | 2163-5145 |
language | eng |
recordid | cdi_ieee_primary_10228033 |
source | IEEE Xplore All Conference Series |
subjects | Aerospace electronics Cache memories eviction policies Hardware hit ratio Image processing Industrial electronics Microprocessors Real-time systems Security |
title | Improving the Execution Time of Industrial Applications through Planned Cache Eviction Policy Selection |
url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T20%3A41%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Improving%20the%20Execution%20Time%20of%20Industrial%20Applications%20through%20Planned%20Cache%20Eviction%20Policy%20Selection&rft.btitle=2023%20IEEE%2032nd%20International%20Symposium%20on%20Industrial%20Electronics%20(ISIE)&rft.au=Garcia,%20Sergio%20Arribas&rft.date=2023-06-19&rft.spage=1&rft.epage=6&rft.pages=1-6&rft.eissn=2163-5145&rft_id=info:doi/10.1109/ISIE51358.2023.10228033&rft.eisbn=9798350399714&rft_dat=%3Cieee_CHZPO%3E10228033%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-h153t-28dff8acf413b71ed6959121bf1ebffdde78c126c3f95e9fc1719cd0a32ff8be3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10228033&rfr_iscdi=true |