Loading…

VLSI Implementation of RISC-V MCU with a variable stage pipeline

Based on the RISC-V RV32IM instruction set architecture and the variable-length pipeline architecture design, we researched how to reduce the execution time of instructions. An in-order dispatch, out-of-order writeback" dispatch strategy was adopted to increase the performance of the microcontr...

Full description

Saved in:
Bibliographic Details
Main Authors: Yen, Mao-Hsu, Tsou, Cheng-Hao, Lin, Tzu-Feng, Lin, Yih-Hsia, Ku, Yuan-Fu, Kao, Chien-Ting
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 165
container_issue
container_start_page 161
container_title
container_volume
creator Yen, Mao-Hsu
Tsou, Cheng-Hao
Lin, Tzu-Feng
Lin, Yih-Hsia
Ku, Yuan-Fu
Kao, Chien-Ting
description Based on the RISC-V RV32IM instruction set architecture and the variable-length pipeline architecture design, we researched how to reduce the execution time of instructions. An in-order dispatch, out-of-order writeback" dispatch strategy was adopted to increase the performance of the microcontroller unit (MCU). Since the execution time of each instruction in the MCU is not the same, using a general five-layer pipeline for the design results in an excessively long execution time due to the long instructions. Therefore, we proposed a variable-length pipeline architecture based on the Hummingbird E200 architecture so that the MCU can use different pipeline lengths when executing different instructions. Due to the dispatch mechanism designed by the proposed pipeline architecture, it was not necessary to execute the instructions at the pipeline stages unrelated to their functions, thereby speeding up the completion of the instructions. When designing the pipeline architecture, we focused on the "multiplication/division" operation to execute in the execution stage of the MCU and cut the pipeline to shorten the execution time of the pipeline stage. The proposed MCU adopted an out-of-order write-back method so that instructions without data dependencies could be written back in sequence without waiting for each other, further improving system performance. The TSMC's 0.18 μm process was used to implement this chip with the "pipeline" and "out-of-order writeback" architecture proposed in this research. Its operating clock was 120 MHz. In the same 0.18 μm process, the Hummingbird E200's operating clock was 50MHz.
doi_str_mv 10.1109/ICKII58656.2023.10332786
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_10332786</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10332786</ieee_id><sourcerecordid>10332786</sourcerecordid><originalsourceid>FETCH-LOGICAL-i119t-2cb916e896cf8bdefa5d480f33490b2722d50fb36c75a777e419734972ddfe093</originalsourceid><addsrcrecordid>eNo1j8tKxDAUQKMgOIz9Axf5gdabpOlNdkrxEawIjjPbIW1vNNJ2SlsU_94BdXUWBw4cxriATAiwV658dE6bQheZBKkyAUpJNMUJSyxaozQoqbTSp2wlESHN0ehzlszzB8BRQS4krtj1rto47vqxo56GxS_xMPBD4C9uU6Y7_lRu-Vdc3rnnn36Kvu6Iz4t_Iz7Gkbo40AU7C76bKfnjmm3vbl_Lh7R6vnflTZVGIeySyqa2oiBjiyaYuqXgdZsbCErlFmqJUrYaQq2KBrVHRMqFxaND2baBwKo1u_ztRiLaj1Ps_fS9_59WP0xJSgg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>VLSI Implementation of RISC-V MCU with a variable stage pipeline</title><source>IEEE Xplore All Conference Series</source><creator>Yen, Mao-Hsu ; Tsou, Cheng-Hao ; Lin, Tzu-Feng ; Lin, Yih-Hsia ; Ku, Yuan-Fu ; Kao, Chien-Ting</creator><creatorcontrib>Yen, Mao-Hsu ; Tsou, Cheng-Hao ; Lin, Tzu-Feng ; Lin, Yih-Hsia ; Ku, Yuan-Fu ; Kao, Chien-Ting</creatorcontrib><description>Based on the RISC-V RV32IM instruction set architecture and the variable-length pipeline architecture design, we researched how to reduce the execution time of instructions. An in-order dispatch, out-of-order writeback" dispatch strategy was adopted to increase the performance of the microcontroller unit (MCU). Since the execution time of each instruction in the MCU is not the same, using a general five-layer pipeline for the design results in an excessively long execution time due to the long instructions. Therefore, we proposed a variable-length pipeline architecture based on the Hummingbird E200 architecture so that the MCU can use different pipeline lengths when executing different instructions. Due to the dispatch mechanism designed by the proposed pipeline architecture, it was not necessary to execute the instructions at the pipeline stages unrelated to their functions, thereby speeding up the completion of the instructions. When designing the pipeline architecture, we focused on the "multiplication/division" operation to execute in the execution stage of the MCU and cut the pipeline to shorten the execution time of the pipeline stage. The proposed MCU adopted an out-of-order write-back method so that instructions without data dependencies could be written back in sequence without waiting for each other, further improving system performance. The TSMC's 0.18 μm process was used to implement this chip with the "pipeline" and "out-of-order writeback" architecture proposed in this research. Its operating clock was 120 MHz. In the same 0.18 μm process, the Hummingbird E200's operating clock was 50MHz.</description><identifier>EISSN: 2770-4785</identifier><identifier>EISBN: 9798350323535</identifier><identifier>DOI: 10.1109/ICKII58656.2023.10332786</identifier><language>eng</language><publisher>IEEE</publisher><subject>MCU ; Microcontrollers ; OOE (out-of-order execution) ; Optimization ; Out of order ; Pipeline ; Pipelines ; RISC-V ; System performance ; Technological innovation ; Very large scale integration ; VLSI</subject><ispartof>2023 IEEE 6th International Conference on Knowledge Innovation and Invention (ICKII), 2023, p.161-165</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10332786$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10332786$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Yen, Mao-Hsu</creatorcontrib><creatorcontrib>Tsou, Cheng-Hao</creatorcontrib><creatorcontrib>Lin, Tzu-Feng</creatorcontrib><creatorcontrib>Lin, Yih-Hsia</creatorcontrib><creatorcontrib>Ku, Yuan-Fu</creatorcontrib><creatorcontrib>Kao, Chien-Ting</creatorcontrib><title>VLSI Implementation of RISC-V MCU with a variable stage pipeline</title><title>2023 IEEE 6th International Conference on Knowledge Innovation and Invention (ICKII)</title><addtitle>ICKII</addtitle><description>Based on the RISC-V RV32IM instruction set architecture and the variable-length pipeline architecture design, we researched how to reduce the execution time of instructions. An in-order dispatch, out-of-order writeback" dispatch strategy was adopted to increase the performance of the microcontroller unit (MCU). Since the execution time of each instruction in the MCU is not the same, using a general five-layer pipeline for the design results in an excessively long execution time due to the long instructions. Therefore, we proposed a variable-length pipeline architecture based on the Hummingbird E200 architecture so that the MCU can use different pipeline lengths when executing different instructions. Due to the dispatch mechanism designed by the proposed pipeline architecture, it was not necessary to execute the instructions at the pipeline stages unrelated to their functions, thereby speeding up the completion of the instructions. When designing the pipeline architecture, we focused on the "multiplication/division" operation to execute in the execution stage of the MCU and cut the pipeline to shorten the execution time of the pipeline stage. The proposed MCU adopted an out-of-order write-back method so that instructions without data dependencies could be written back in sequence without waiting for each other, further improving system performance. The TSMC's 0.18 μm process was used to implement this chip with the "pipeline" and "out-of-order writeback" architecture proposed in this research. Its operating clock was 120 MHz. In the same 0.18 μm process, the Hummingbird E200's operating clock was 50MHz.</description><subject>MCU</subject><subject>Microcontrollers</subject><subject>OOE (out-of-order execution)</subject><subject>Optimization</subject><subject>Out of order</subject><subject>Pipeline</subject><subject>Pipelines</subject><subject>RISC-V</subject><subject>System performance</subject><subject>Technological innovation</subject><subject>Very large scale integration</subject><subject>VLSI</subject><issn>2770-4785</issn><isbn>9798350323535</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2023</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1j8tKxDAUQKMgOIz9Axf5gdabpOlNdkrxEawIjjPbIW1vNNJ2SlsU_94BdXUWBw4cxriATAiwV658dE6bQheZBKkyAUpJNMUJSyxaozQoqbTSp2wlESHN0ehzlszzB8BRQS4krtj1rto47vqxo56GxS_xMPBD4C9uU6Y7_lRu-Vdc3rnnn36Kvu6Iz4t_Iz7Gkbo40AU7C76bKfnjmm3vbl_Lh7R6vnflTZVGIeySyqa2oiBjiyaYuqXgdZsbCErlFmqJUrYaQq2KBrVHRMqFxaND2baBwKo1u_ztRiLaj1Ps_fS9_59WP0xJSgg</recordid><startdate>20230811</startdate><enddate>20230811</enddate><creator>Yen, Mao-Hsu</creator><creator>Tsou, Cheng-Hao</creator><creator>Lin, Tzu-Feng</creator><creator>Lin, Yih-Hsia</creator><creator>Ku, Yuan-Fu</creator><creator>Kao, Chien-Ting</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>20230811</creationdate><title>VLSI Implementation of RISC-V MCU with a variable stage pipeline</title><author>Yen, Mao-Hsu ; Tsou, Cheng-Hao ; Lin, Tzu-Feng ; Lin, Yih-Hsia ; Ku, Yuan-Fu ; Kao, Chien-Ting</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i119t-2cb916e896cf8bdefa5d480f33490b2722d50fb36c75a777e419734972ddfe093</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2023</creationdate><topic>MCU</topic><topic>Microcontrollers</topic><topic>OOE (out-of-order execution)</topic><topic>Optimization</topic><topic>Out of order</topic><topic>Pipeline</topic><topic>Pipelines</topic><topic>RISC-V</topic><topic>System performance</topic><topic>Technological innovation</topic><topic>Very large scale integration</topic><topic>VLSI</topic><toplevel>online_resources</toplevel><creatorcontrib>Yen, Mao-Hsu</creatorcontrib><creatorcontrib>Tsou, Cheng-Hao</creatorcontrib><creatorcontrib>Lin, Tzu-Feng</creatorcontrib><creatorcontrib>Lin, Yih-Hsia</creatorcontrib><creatorcontrib>Ku, Yuan-Fu</creatorcontrib><creatorcontrib>Kao, Chien-Ting</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yen, Mao-Hsu</au><au>Tsou, Cheng-Hao</au><au>Lin, Tzu-Feng</au><au>Lin, Yih-Hsia</au><au>Ku, Yuan-Fu</au><au>Kao, Chien-Ting</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>VLSI Implementation of RISC-V MCU with a variable stage pipeline</atitle><btitle>2023 IEEE 6th International Conference on Knowledge Innovation and Invention (ICKII)</btitle><stitle>ICKII</stitle><date>2023-08-11</date><risdate>2023</risdate><spage>161</spage><epage>165</epage><pages>161-165</pages><eissn>2770-4785</eissn><eisbn>9798350323535</eisbn><abstract>Based on the RISC-V RV32IM instruction set architecture and the variable-length pipeline architecture design, we researched how to reduce the execution time of instructions. An in-order dispatch, out-of-order writeback" dispatch strategy was adopted to increase the performance of the microcontroller unit (MCU). Since the execution time of each instruction in the MCU is not the same, using a general five-layer pipeline for the design results in an excessively long execution time due to the long instructions. Therefore, we proposed a variable-length pipeline architecture based on the Hummingbird E200 architecture so that the MCU can use different pipeline lengths when executing different instructions. Due to the dispatch mechanism designed by the proposed pipeline architecture, it was not necessary to execute the instructions at the pipeline stages unrelated to their functions, thereby speeding up the completion of the instructions. When designing the pipeline architecture, we focused on the "multiplication/division" operation to execute in the execution stage of the MCU and cut the pipeline to shorten the execution time of the pipeline stage. The proposed MCU adopted an out-of-order write-back method so that instructions without data dependencies could be written back in sequence without waiting for each other, further improving system performance. The TSMC's 0.18 μm process was used to implement this chip with the "pipeline" and "out-of-order writeback" architecture proposed in this research. Its operating clock was 120 MHz. In the same 0.18 μm process, the Hummingbird E200's operating clock was 50MHz.</abstract><pub>IEEE</pub><doi>10.1109/ICKII58656.2023.10332786</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2770-4785
ispartof 2023 IEEE 6th International Conference on Knowledge Innovation and Invention (ICKII), 2023, p.161-165
issn 2770-4785
language eng
recordid cdi_ieee_primary_10332786
source IEEE Xplore All Conference Series
subjects MCU
Microcontrollers
OOE (out-of-order execution)
Optimization
Out of order
Pipeline
Pipelines
RISC-V
System performance
Technological innovation
Very large scale integration
VLSI
title VLSI Implementation of RISC-V MCU with a variable stage pipeline
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T17%3A24%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=VLSI%20Implementation%20of%20RISC-V%20MCU%20with%20a%20variable%20stage%20pipeline&rft.btitle=2023%20IEEE%206th%20International%20Conference%20on%20Knowledge%20Innovation%20and%20Invention%20(ICKII)&rft.au=Yen,%20Mao-Hsu&rft.date=2023-08-11&rft.spage=161&rft.epage=165&rft.pages=161-165&rft.eissn=2770-4785&rft_id=info:doi/10.1109/ICKII58656.2023.10332786&rft.eisbn=9798350323535&rft_dat=%3Cieee_CHZPO%3E10332786%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i119t-2cb916e896cf8bdefa5d480f33490b2722d50fb36c75a777e419734972ddfe093%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10332786&rfr_iscdi=true