A CGRA Front-End Compiler Enabling Extraction of General Control and Dedicated Operators

Coarse-grained reconfigurable architecture (CGRA) gradually becomes an extraordinarily promising accelerator due to its flexibility and power efficiency. However, most CGRA front-end compilers focus on the innermost body of regular loops with a pure data flow. Therefore, we propose CO-Compiler, an L...

Full description

Saved in:
Bibliographic Details
Main Authors: Gao, Xuchen, Qiu, Yunhui, Dai, Yuan, Yin, Wenbo, Wang, Lingli
Format: Conference Proceeding
Language:English
Subjects:
Asia
Benchmark testing
Computer systems organization
Design automation
Flow graphs
Hardware
Hardware > Emerging technologies
Hardware > Emerging technologies > Analysis and design of emerging devices and systems
Reconfigurable architectures
Runtime
Software and its engineering
Software and its engineering > Software notations and tools
Software and its engineering > Software notations and tools > Compilers
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Coarse-grained reconfigurable architecture (CGRA) gradually becomes an extraordinarily promising accelerator due to its flexibility and power efficiency. However, most CGRA front-end compilers focus on the innermost body of regular loops with a pure data flow. Therefore, we propose CO-Compiler, an LLVM-based CGRA front-end compiler to generate an optimized control-data flow graph (CDFG), which can handle versatile loops in C/C++, including general control flow, arbitrary nested levels, and imperfect statements. Then we extract multi-dimension memory access patterns and various dedicated operators adapting to concrete hardware functions. In addition, we analyze variable loop bounds which are settled at runtime, and realize the SoC runtime configuration of CGRA. The feasibility of our methodology is verified by a RISC-V based SoC simulation. The experimental results demonstrate that our dedicated operator extraction can reduce 43% PE resources and decrease 84% initiation interval (II) on a TRAM architecture. Furthermore, compared with state-of-the-art (SOTA) CGRA front-end compilers, CO-Compiler has the highest 88.1% success rate in CDFG generation for a wide range of benchmarks. Moreover, by using the same back-end mappers, our work can reach 78% reduction for II and 2.06× PE spatio-temporal utilization in contrast with their own front-end compilers.
ISSN:2153-697X
DOI:10.1109/ASP-DAC58780.2024.10473891