A general purpose 1024-stage electronically programmable transversal filter

The architecture, design, and performance of a filter implemented in CCD/NMOS technology is described. The device features programmability of the reference signal, the filter length, and weighting coefficient resolution. Off-chip circuitry is minimized by incorporating both analog and digital suppor...

Full description

Saved in:
Bibliographic Details
Published in:IEEE journal of solid-state circuits 1980-12, Vol.15 (6), p.984-996
Main Authors: Haken, R.A., Pettengill, R.C., Hite, L.R.
Format: Article
Language:English
Subjects:
Binary sequences
Charge coupled devices
Chirp
Circuits
Clocks
Logic devices
Matched filters
MOS devices
Signal resolution
Transversal filters
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The architecture, design, and performance of a filter implemented in CCD/NMOS technology is described. The device features programmability of the reference signal, the filter length, and weighting coefficient resolution. Off-chip circuitry is minimized by incorporating both analog and digital support circuitry, such as clock logic, drivers, amplifiers, and microprocessor interface circuitry on chip. This results in a monolithic analog signal processing system that has the flexibility to be operated in nine programmable configurations, from 1024 stages by 1 bit, to 128 stages by 8 bits. The versatility of the device makes it suitable for a wide range of applications, from matched filtering with chirp signals and very long binary sequences, to image correlation and chirp signals and very long binary sequences, to image correlation and programmable filtering.
ISSN:0018-9200
1558-173X
DOI:10.1109/JSSC.1980.1051508