Loading…

Multi-Level Reference for Test Coverage Enhancement of Resistive-Based NVM

As technology scales down, the interconnect parasitic resistance more dominantly affects performance degradation and test escapes. The wire resistance increase is especially a great challenge in resistive-based non-volatile memories (NVM) such as magnetic random access memory (MRAM) and resistive RA...

Full description

Saved in:
Bibliographic Details
Main Authors: Mamaghani, Sina Bakhtavari, Yun, Jongsin, Keim, Martin, Tahoori, Mehdi
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 7
container_issue
container_start_page 1
container_title
container_volume
creator Mamaghani, Sina Bakhtavari
Yun, Jongsin
Keim, Martin
Tahoori, Mehdi
description As technology scales down, the interconnect parasitic resistance more dominantly affects performance degradation and test escapes. The wire resistance increase is especially a great challenge in resistive-based non-volatile memories (NVM) such as magnetic random access memory (MRAM) and resistive RAM (ReRAM) because it can cause faulty reading of the data. The resistive-based NVMs perform the read operation by sensing the bitcell resistance relative to a reference value. Therefore, additive parasitic resistances along the read path, including the bitline (BL) and sourceline (SL) resistances, may cause incorrect read operation. The additive path resistance also makes defect screening harder. A defect screening method designed to detect faulty bitcells located near the sensing circuit may not effectively screen out a bitcell located far from the sensing circuit with the same defectivity level and lead to test escapes. Utilizing a multi-level reference, the proposed new testing scheme compensates for the additive line resistance effect and improves coverage for local defect screening. The detected fault will be further evaluated for correction by ECC or repaired to maximize field coverage. The proposed method is applicable to existing industrial memory built-in self-test (MBIST) solutions with minor modifications.
doi_str_mv 10.1109/VTS60656.2024.10538585
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_10538585</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10538585</ieee_id><sourcerecordid>10538585</sourcerecordid><originalsourceid>FETCH-LOGICAL-i134t-5f56fbe6e0bbc6ce83176d7a08792130c6d71112815e78f9fc71fb3fa9a6eac83</originalsourceid><addsrcrecordid>eNo1j11LwzAYhaMgOOf-gUj-QOebpPm61DK_6BS07nak2RuNdK00teC_t6JeHQ7Pw4FDyDmDJWNgLzbVswIl1ZIDz5cMpDDSyAOysNoaIUEooU1-SGZcaJn98GNyktI7AAeZw4zcrz-bIWYljtjQJwzYY-uRhq6nFaaBFt2IvXtFumrf3ET22A60C5OaYhriiNmVS7ijD5v1KTkKrkm4-Ms5ebleVcVtVj7e3BWXZRaZyIdMBqlCjQqhrr3yaATTaqcdGG05E-CnwhjjhknUJtjgNQu1CM46hc4bMSdnv7sREbcffdy7_mv7_118A1KJTfI</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Multi-Level Reference for Test Coverage Enhancement of Resistive-Based NVM</title><source>IEEE Xplore All Conference Series</source><creator>Mamaghani, Sina Bakhtavari ; Yun, Jongsin ; Keim, Martin ; Tahoori, Mehdi</creator><creatorcontrib>Mamaghani, Sina Bakhtavari ; Yun, Jongsin ; Keim, Martin ; Tahoori, Mehdi</creatorcontrib><description>As technology scales down, the interconnect parasitic resistance more dominantly affects performance degradation and test escapes. The wire resistance increase is especially a great challenge in resistive-based non-volatile memories (NVM) such as magnetic random access memory (MRAM) and resistive RAM (ReRAM) because it can cause faulty reading of the data. The resistive-based NVMs perform the read operation by sensing the bitcell resistance relative to a reference value. Therefore, additive parasitic resistances along the read path, including the bitline (BL) and sourceline (SL) resistances, may cause incorrect read operation. The additive path resistance also makes defect screening harder. A defect screening method designed to detect faulty bitcells located near the sensing circuit may not effectively screen out a bitcell located far from the sensing circuit with the same defectivity level and lead to test escapes. Utilizing a multi-level reference, the proposed new testing scheme compensates for the additive line resistance effect and improves coverage for local defect screening. The detected fault will be further evaluated for correction by ECC or repaired to maximize field coverage. The proposed method is applicable to existing industrial memory built-in self-test (MBIST) solutions with minor modifications.</description><identifier>EISSN: 2375-1053</identifier><identifier>EISBN: 9798350363784</identifier><identifier>DOI: 10.1109/VTS60656.2024.10538585</identifier><language>eng</language><publisher>IEEE</publisher><subject>Additives ; Automotive applications ; Bitline and sourceline ; Defect ; Integrated circuit interconnections ; Line resistance effect ; Magnetic random access memory (MRAM) ; Memory test ; Non-volatile Memory (NVM) ; Nonvolatile memory ; Resistance ; Resistive RAM ; Wires</subject><ispartof>2024 IEEE 42nd VLSI Test Symposium (VTS), 2024, p.1-7</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10538585$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10538585$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Mamaghani, Sina Bakhtavari</creatorcontrib><creatorcontrib>Yun, Jongsin</creatorcontrib><creatorcontrib>Keim, Martin</creatorcontrib><creatorcontrib>Tahoori, Mehdi</creatorcontrib><title>Multi-Level Reference for Test Coverage Enhancement of Resistive-Based NVM</title><title>2024 IEEE 42nd VLSI Test Symposium (VTS)</title><addtitle>VTS</addtitle><description>As technology scales down, the interconnect parasitic resistance more dominantly affects performance degradation and test escapes. The wire resistance increase is especially a great challenge in resistive-based non-volatile memories (NVM) such as magnetic random access memory (MRAM) and resistive RAM (ReRAM) because it can cause faulty reading of the data. The resistive-based NVMs perform the read operation by sensing the bitcell resistance relative to a reference value. Therefore, additive parasitic resistances along the read path, including the bitline (BL) and sourceline (SL) resistances, may cause incorrect read operation. The additive path resistance also makes defect screening harder. A defect screening method designed to detect faulty bitcells located near the sensing circuit may not effectively screen out a bitcell located far from the sensing circuit with the same defectivity level and lead to test escapes. Utilizing a multi-level reference, the proposed new testing scheme compensates for the additive line resistance effect and improves coverage for local defect screening. The detected fault will be further evaluated for correction by ECC or repaired to maximize field coverage. The proposed method is applicable to existing industrial memory built-in self-test (MBIST) solutions with minor modifications.</description><subject>Additives</subject><subject>Automotive applications</subject><subject>Bitline and sourceline</subject><subject>Defect</subject><subject>Integrated circuit interconnections</subject><subject>Line resistance effect</subject><subject>Magnetic random access memory (MRAM)</subject><subject>Memory test</subject><subject>Non-volatile Memory (NVM)</subject><subject>Nonvolatile memory</subject><subject>Resistance</subject><subject>Resistive RAM</subject><subject>Wires</subject><issn>2375-1053</issn><isbn>9798350363784</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2024</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNo1j11LwzAYhaMgOOf-gUj-QOebpPm61DK_6BS07nak2RuNdK00teC_t6JeHQ7Pw4FDyDmDJWNgLzbVswIl1ZIDz5cMpDDSyAOysNoaIUEooU1-SGZcaJn98GNyktI7AAeZw4zcrz-bIWYljtjQJwzYY-uRhq6nFaaBFt2IvXtFumrf3ET22A60C5OaYhriiNmVS7ijD5v1KTkKrkm4-Ms5ebleVcVtVj7e3BWXZRaZyIdMBqlCjQqhrr3yaATTaqcdGG05E-CnwhjjhknUJtjgNQu1CM46hc4bMSdnv7sREbcffdy7_mv7_118A1KJTfI</recordid><startdate>20240422</startdate><enddate>20240422</enddate><creator>Mamaghani, Sina Bakhtavari</creator><creator>Yun, Jongsin</creator><creator>Keim, Martin</creator><creator>Tahoori, Mehdi</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>20240422</creationdate><title>Multi-Level Reference for Test Coverage Enhancement of Resistive-Based NVM</title><author>Mamaghani, Sina Bakhtavari ; Yun, Jongsin ; Keim, Martin ; Tahoori, Mehdi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i134t-5f56fbe6e0bbc6ce83176d7a08792130c6d71112815e78f9fc71fb3fa9a6eac83</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Additives</topic><topic>Automotive applications</topic><topic>Bitline and sourceline</topic><topic>Defect</topic><topic>Integrated circuit interconnections</topic><topic>Line resistance effect</topic><topic>Magnetic random access memory (MRAM)</topic><topic>Memory test</topic><topic>Non-volatile Memory (NVM)</topic><topic>Nonvolatile memory</topic><topic>Resistance</topic><topic>Resistive RAM</topic><topic>Wires</topic><toplevel>online_resources</toplevel><creatorcontrib>Mamaghani, Sina Bakhtavari</creatorcontrib><creatorcontrib>Yun, Jongsin</creatorcontrib><creatorcontrib>Keim, Martin</creatorcontrib><creatorcontrib>Tahoori, Mehdi</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mamaghani, Sina Bakhtavari</au><au>Yun, Jongsin</au><au>Keim, Martin</au><au>Tahoori, Mehdi</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Multi-Level Reference for Test Coverage Enhancement of Resistive-Based NVM</atitle><btitle>2024 IEEE 42nd VLSI Test Symposium (VTS)</btitle><stitle>VTS</stitle><date>2024-04-22</date><risdate>2024</risdate><spage>1</spage><epage>7</epage><pages>1-7</pages><eissn>2375-1053</eissn><eisbn>9798350363784</eisbn><abstract>As technology scales down, the interconnect parasitic resistance more dominantly affects performance degradation and test escapes. The wire resistance increase is especially a great challenge in resistive-based non-volatile memories (NVM) such as magnetic random access memory (MRAM) and resistive RAM (ReRAM) because it can cause faulty reading of the data. The resistive-based NVMs perform the read operation by sensing the bitcell resistance relative to a reference value. Therefore, additive parasitic resistances along the read path, including the bitline (BL) and sourceline (SL) resistances, may cause incorrect read operation. The additive path resistance also makes defect screening harder. A defect screening method designed to detect faulty bitcells located near the sensing circuit may not effectively screen out a bitcell located far from the sensing circuit with the same defectivity level and lead to test escapes. Utilizing a multi-level reference, the proposed new testing scheme compensates for the additive line resistance effect and improves coverage for local defect screening. The detected fault will be further evaluated for correction by ECC or repaired to maximize field coverage. The proposed method is applicable to existing industrial memory built-in self-test (MBIST) solutions with minor modifications.</abstract><pub>IEEE</pub><doi>10.1109/VTS60656.2024.10538585</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2375-1053
ispartof 2024 IEEE 42nd VLSI Test Symposium (VTS), 2024, p.1-7
issn 2375-1053
language eng
recordid cdi_ieee_primary_10538585
source IEEE Xplore All Conference Series
subjects Additives
Automotive applications
Bitline and sourceline
Defect
Integrated circuit interconnections
Line resistance effect
Magnetic random access memory (MRAM)
Memory test
Non-volatile Memory (NVM)
Nonvolatile memory
Resistance
Resistive RAM
Wires
title Multi-Level Reference for Test Coverage Enhancement of Resistive-Based NVM
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T12%3A14%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Multi-Level%20Reference%20for%20Test%20Coverage%20Enhancement%20of%20Resistive-Based%20NVM&rft.btitle=2024%20IEEE%2042nd%20VLSI%20Test%20Symposium%20(VTS)&rft.au=Mamaghani,%20Sina%20Bakhtavari&rft.date=2024-04-22&rft.spage=1&rft.epage=7&rft.pages=1-7&rft.eissn=2375-1053&rft_id=info:doi/10.1109/VTS60656.2024.10538585&rft.eisbn=9798350363784&rft_dat=%3Cieee_CHZPO%3E10538585%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i134t-5f56fbe6e0bbc6ce83176d7a08792130c6d71112815e78f9fc71fb3fa9a6eac83%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10538585&rfr_iscdi=true