Loading…

Next Generation Large Size High Interconnect Density CoWoS-R Package

High performance computing (HPC) is essential to applications like big data analysis, artificial intelligence, and cloud computing. Products like autonomous vehicles, edge computing server and data center require high computing speeds, high memory accessing bandwidth and capacity, and high input/out...

Full description

Saved in:
Bibliographic Details
Main Authors: Lee, Chien-Hsun, Hu, YH, Chen, SM, Lai, CL, Liu, M, Chen, HY, Lin, J, Yew, MC, Hsu, CK, Chiu, MY, Chen, CH, Chou, MW, Chen, WC, Chang, J, Hsieh, C.C., Chen, CS, Chen, HW, Wang, CT, Yan, Kathy, Jeng, Shin-Puu, He, Jun
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 263
container_issue
container_start_page 259
container_title
container_volume
creator Lee, Chien-Hsun
Hu, YH
Chen, SM
Lai, CL
Liu, M
Chen, HY
Lin, J
Yew, MC
Hsu, CK
Chiu, MY
Chen, CH
Chou, MW
Chen, WC
Chang, J
Hsieh, C.C.
Chen, CS
Chen, HW
Wang, CT
Yan, Kathy
Jeng, Shin-Puu
He, Jun
description High performance computing (HPC) is essential to applications like big data analysis, artificial intelligence, and cloud computing. Products like autonomous vehicles, edge computing server and data center require high computing speeds, high memory accessing bandwidth and capacity, and high input/output (I/O) bandwidth. Interposer technology is successfully adopted for heterogeneous and chiplet integration because of its advantages in electrical performance, warpage control, yield and reliability. Organic interposer (CoWoS-R) technology is one of the most promising new integration interposer platforms, providing low RC interconnect with good signal isolation and design scalability. The CoWoS-R technology is currently in production with high assembly yields.We build a large package (97x95mm 2 ) with 4 large SoC and 12 HBMs on a 5.5X CoWoS-R interposer. The new HBM4 JEDEC standard doubles the data I/O counts from 1K to 2K to achieve a high data bandwidth. RDL lines provide abundant escape density for high density applications. The line density in this large package is increased to higher than 1100 lines/mm for this change. Such a high die-to-die interconnect density is also capable of supporting 64x lanes with the 32Gbps UCle standard. Multiple high density decoupling capacitors are integrated to suppress the power domain noise and enhance the signal integrity. The electrical performance and package reliability of this large size package will be presented in this paper.
doi_str_mv 10.1109/ECTC51529.2024.00049
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_10565097</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10565097</ieee_id><sourcerecordid>10565097</sourcerecordid><originalsourceid>FETCH-LOGICAL-i134t-525fe74c7e9262b28d8d41499f320d30f047a47c09b03b35db595bd841d228c43</originalsourceid><addsrcrecordid>eNotzMtOwzAQQFGDhEQp_YMu_AMJ48fE9hKlpa1UAaJFLCsnngTzcFCSBe3XgwSruzm6jM0F5EKAu1mW-xIFSpdLkDoHAO3O2MwZZxWCMugsnrOJVMZkaGRxya6G4e1XAQg7YYt7-h75ihL1foxd4lvft8R38UR8HdtXvkkj9XWXEtUjX1Aa4njkZffS7bIn_ujrd9_SNbto_MdAs_9O2fPdcl-us-3DalPebrMolB4zlNiQ0bUhJwtZSRts0EI71ygJQUED2nhtanAVqEphqNBhFawWQUpbazVl879vJKLDVx8_fX88CMACwRn1A1QbSfc</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Next Generation Large Size High Interconnect Density CoWoS-R Package</title><source>IEEE Xplore All Conference Series</source><creator>Lee, Chien-Hsun ; Hu, YH ; Chen, SM ; Lai, CL ; Liu, M ; Chen, HY ; Lin, J ; Yew, MC ; Hsu, CK ; Chiu, MY ; Chen, CH ; Chou, MW ; Chen, WC ; Chang, J ; Hsieh, C.C. ; Chen, CS ; Chen, HW ; Wang, CT ; Yan, Kathy ; Jeng, Shin-Puu ; He, Jun</creator><creatorcontrib>Lee, Chien-Hsun ; Hu, YH ; Chen, SM ; Lai, CL ; Liu, M ; Chen, HY ; Lin, J ; Yew, MC ; Hsu, CK ; Chiu, MY ; Chen, CH ; Chou, MW ; Chen, WC ; Chang, J ; Hsieh, C.C. ; Chen, CS ; Chen, HW ; Wang, CT ; Yan, Kathy ; Jeng, Shin-Puu ; He, Jun</creatorcontrib><description>High performance computing (HPC) is essential to applications like big data analysis, artificial intelligence, and cloud computing. Products like autonomous vehicles, edge computing server and data center require high computing speeds, high memory accessing bandwidth and capacity, and high input/output (I/O) bandwidth. Interposer technology is successfully adopted for heterogeneous and chiplet integration because of its advantages in electrical performance, warpage control, yield and reliability. Organic interposer (CoWoS-R) technology is one of the most promising new integration interposer platforms, providing low RC interconnect with good signal isolation and design scalability. The CoWoS-R technology is currently in production with high assembly yields.We build a large package (97x95mm 2 ) with 4 large SoC and 12 HBMs on a 5.5X CoWoS-R interposer. The new HBM4 JEDEC standard doubles the data I/O counts from 1K to 2K to achieve a high data bandwidth. RDL lines provide abundant escape density for high density applications. The line density in this large package is increased to higher than 1100 lines/mm for this change. Such a high die-to-die interconnect density is also capable of supporting 64x lanes with the 32Gbps UCle standard. Multiple high density decoupling capacitors are integrated to suppress the power domain noise and enhance the signal integrity. The electrical performance and package reliability of this large size package will be presented in this paper.</description><identifier>EISSN: 2377-5726</identifier><identifier>EISBN: 9798350375985</identifier><identifier>DOI: 10.1109/ECTC51529.2024.00049</identifier><identifier>CODEN: IEEPAD</identifier><language>eng</language><publisher>IEEE</publisher><subject>Bandwidth ; Capacitors ; CoWoS-R ; HBM ; heterogeneous integration ; large package ; Noise ; Organic interposer ; Production ; Reliability ; Scalability ; Servers ; signal integrity</subject><ispartof>2024 IEEE 74th Electronic Components and Technology Conference (ECTC), 2024, p.259-263</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10565097$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,27925,54555,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/10565097$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lee, Chien-Hsun</creatorcontrib><creatorcontrib>Hu, YH</creatorcontrib><creatorcontrib>Chen, SM</creatorcontrib><creatorcontrib>Lai, CL</creatorcontrib><creatorcontrib>Liu, M</creatorcontrib><creatorcontrib>Chen, HY</creatorcontrib><creatorcontrib>Lin, J</creatorcontrib><creatorcontrib>Yew, MC</creatorcontrib><creatorcontrib>Hsu, CK</creatorcontrib><creatorcontrib>Chiu, MY</creatorcontrib><creatorcontrib>Chen, CH</creatorcontrib><creatorcontrib>Chou, MW</creatorcontrib><creatorcontrib>Chen, WC</creatorcontrib><creatorcontrib>Chang, J</creatorcontrib><creatorcontrib>Hsieh, C.C.</creatorcontrib><creatorcontrib>Chen, CS</creatorcontrib><creatorcontrib>Chen, HW</creatorcontrib><creatorcontrib>Wang, CT</creatorcontrib><creatorcontrib>Yan, Kathy</creatorcontrib><creatorcontrib>Jeng, Shin-Puu</creatorcontrib><creatorcontrib>He, Jun</creatorcontrib><title>Next Generation Large Size High Interconnect Density CoWoS-R Package</title><title>2024 IEEE 74th Electronic Components and Technology Conference (ECTC)</title><addtitle>ECTC</addtitle><description>High performance computing (HPC) is essential to applications like big data analysis, artificial intelligence, and cloud computing. Products like autonomous vehicles, edge computing server and data center require high computing speeds, high memory accessing bandwidth and capacity, and high input/output (I/O) bandwidth. Interposer technology is successfully adopted for heterogeneous and chiplet integration because of its advantages in electrical performance, warpage control, yield and reliability. Organic interposer (CoWoS-R) technology is one of the most promising new integration interposer platforms, providing low RC interconnect with good signal isolation and design scalability. The CoWoS-R technology is currently in production with high assembly yields.We build a large package (97x95mm 2 ) with 4 large SoC and 12 HBMs on a 5.5X CoWoS-R interposer. The new HBM4 JEDEC standard doubles the data I/O counts from 1K to 2K to achieve a high data bandwidth. RDL lines provide abundant escape density for high density applications. The line density in this large package is increased to higher than 1100 lines/mm for this change. Such a high die-to-die interconnect density is also capable of supporting 64x lanes with the 32Gbps UCle standard. Multiple high density decoupling capacitors are integrated to suppress the power domain noise and enhance the signal integrity. The electrical performance and package reliability of this large size package will be presented in this paper.</description><subject>Bandwidth</subject><subject>Capacitors</subject><subject>CoWoS-R</subject><subject>HBM</subject><subject>heterogeneous integration</subject><subject>large package</subject><subject>Noise</subject><subject>Organic interposer</subject><subject>Production</subject><subject>Reliability</subject><subject>Scalability</subject><subject>Servers</subject><subject>signal integrity</subject><issn>2377-5726</issn><isbn>9798350375985</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2024</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotzMtOwzAQQFGDhEQp_YMu_AMJ48fE9hKlpa1UAaJFLCsnngTzcFCSBe3XgwSruzm6jM0F5EKAu1mW-xIFSpdLkDoHAO3O2MwZZxWCMugsnrOJVMZkaGRxya6G4e1XAQg7YYt7-h75ihL1foxd4lvft8R38UR8HdtXvkkj9XWXEtUjX1Aa4njkZffS7bIn_ujrd9_SNbto_MdAs_9O2fPdcl-us-3DalPebrMolB4zlNiQ0bUhJwtZSRts0EI71ygJQUED2nhtanAVqEphqNBhFawWQUpbazVl879vJKLDVx8_fX88CMACwRn1A1QbSfc</recordid><startdate>20240528</startdate><enddate>20240528</enddate><creator>Lee, Chien-Hsun</creator><creator>Hu, YH</creator><creator>Chen, SM</creator><creator>Lai, CL</creator><creator>Liu, M</creator><creator>Chen, HY</creator><creator>Lin, J</creator><creator>Yew, MC</creator><creator>Hsu, CK</creator><creator>Chiu, MY</creator><creator>Chen, CH</creator><creator>Chou, MW</creator><creator>Chen, WC</creator><creator>Chang, J</creator><creator>Hsieh, C.C.</creator><creator>Chen, CS</creator><creator>Chen, HW</creator><creator>Wang, CT</creator><creator>Yan, Kathy</creator><creator>Jeng, Shin-Puu</creator><creator>He, Jun</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>20240528</creationdate><title>Next Generation Large Size High Interconnect Density CoWoS-R Package</title><author>Lee, Chien-Hsun ; Hu, YH ; Chen, SM ; Lai, CL ; Liu, M ; Chen, HY ; Lin, J ; Yew, MC ; Hsu, CK ; Chiu, MY ; Chen, CH ; Chou, MW ; Chen, WC ; Chang, J ; Hsieh, C.C. ; Chen, CS ; Chen, HW ; Wang, CT ; Yan, Kathy ; Jeng, Shin-Puu ; He, Jun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i134t-525fe74c7e9262b28d8d41499f320d30f047a47c09b03b35db595bd841d228c43</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2024</creationdate><topic>Bandwidth</topic><topic>Capacitors</topic><topic>CoWoS-R</topic><topic>HBM</topic><topic>heterogeneous integration</topic><topic>large package</topic><topic>Noise</topic><topic>Organic interposer</topic><topic>Production</topic><topic>Reliability</topic><topic>Scalability</topic><topic>Servers</topic><topic>signal integrity</topic><toplevel>online_resources</toplevel><creatorcontrib>Lee, Chien-Hsun</creatorcontrib><creatorcontrib>Hu, YH</creatorcontrib><creatorcontrib>Chen, SM</creatorcontrib><creatorcontrib>Lai, CL</creatorcontrib><creatorcontrib>Liu, M</creatorcontrib><creatorcontrib>Chen, HY</creatorcontrib><creatorcontrib>Lin, J</creatorcontrib><creatorcontrib>Yew, MC</creatorcontrib><creatorcontrib>Hsu, CK</creatorcontrib><creatorcontrib>Chiu, MY</creatorcontrib><creatorcontrib>Chen, CH</creatorcontrib><creatorcontrib>Chou, MW</creatorcontrib><creatorcontrib>Chen, WC</creatorcontrib><creatorcontrib>Chang, J</creatorcontrib><creatorcontrib>Hsieh, C.C.</creatorcontrib><creatorcontrib>Chen, CS</creatorcontrib><creatorcontrib>Chen, HW</creatorcontrib><creatorcontrib>Wang, CT</creatorcontrib><creatorcontrib>Yan, Kathy</creatorcontrib><creatorcontrib>Jeng, Shin-Puu</creatorcontrib><creatorcontrib>He, Jun</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, Chien-Hsun</au><au>Hu, YH</au><au>Chen, SM</au><au>Lai, CL</au><au>Liu, M</au><au>Chen, HY</au><au>Lin, J</au><au>Yew, MC</au><au>Hsu, CK</au><au>Chiu, MY</au><au>Chen, CH</au><au>Chou, MW</au><au>Chen, WC</au><au>Chang, J</au><au>Hsieh, C.C.</au><au>Chen, CS</au><au>Chen, HW</au><au>Wang, CT</au><au>Yan, Kathy</au><au>Jeng, Shin-Puu</au><au>He, Jun</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Next Generation Large Size High Interconnect Density CoWoS-R Package</atitle><btitle>2024 IEEE 74th Electronic Components and Technology Conference (ECTC)</btitle><stitle>ECTC</stitle><date>2024-05-28</date><risdate>2024</risdate><spage>259</spage><epage>263</epage><pages>259-263</pages><eissn>2377-5726</eissn><eisbn>9798350375985</eisbn><coden>IEEPAD</coden><abstract>High performance computing (HPC) is essential to applications like big data analysis, artificial intelligence, and cloud computing. Products like autonomous vehicles, edge computing server and data center require high computing speeds, high memory accessing bandwidth and capacity, and high input/output (I/O) bandwidth. Interposer technology is successfully adopted for heterogeneous and chiplet integration because of its advantages in electrical performance, warpage control, yield and reliability. Organic interposer (CoWoS-R) technology is one of the most promising new integration interposer platforms, providing low RC interconnect with good signal isolation and design scalability. The CoWoS-R technology is currently in production with high assembly yields.We build a large package (97x95mm 2 ) with 4 large SoC and 12 HBMs on a 5.5X CoWoS-R interposer. The new HBM4 JEDEC standard doubles the data I/O counts from 1K to 2K to achieve a high data bandwidth. RDL lines provide abundant escape density for high density applications. The line density in this large package is increased to higher than 1100 lines/mm for this change. Such a high die-to-die interconnect density is also capable of supporting 64x lanes with the 32Gbps UCle standard. Multiple high density decoupling capacitors are integrated to suppress the power domain noise and enhance the signal integrity. The electrical performance and package reliability of this large size package will be presented in this paper.</abstract><pub>IEEE</pub><doi>10.1109/ECTC51529.2024.00049</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier EISSN: 2377-5726
ispartof 2024 IEEE 74th Electronic Components and Technology Conference (ECTC), 2024, p.259-263
issn 2377-5726
language eng
recordid cdi_ieee_primary_10565097
source IEEE Xplore All Conference Series
subjects Bandwidth
Capacitors
CoWoS-R
HBM
heterogeneous integration
large package
Noise
Organic interposer
Production
Reliability
Scalability
Servers
signal integrity
title Next Generation Large Size High Interconnect Density CoWoS-R Package
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T14%3A36%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Next%20Generation%20Large%20Size%20High%20Interconnect%20Density%20CoWoS-R%20Package&rft.btitle=2024%20IEEE%2074th%20Electronic%20Components%20and%20Technology%20Conference%20(ECTC)&rft.au=Lee,%20Chien-Hsun&rft.date=2024-05-28&rft.spage=259&rft.epage=263&rft.pages=259-263&rft.eissn=2377-5726&rft.coden=IEEPAD&rft_id=info:doi/10.1109/ECTC51529.2024.00049&rft.eisbn=9798350375985&rft_dat=%3Cieee_CHZPO%3E10565097%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i134t-525fe74c7e9262b28d8d41499f320d30f047a47c09b03b35db595bd841d228c43%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=10565097&rfr_iscdi=true