Self-Timed Circuit Emulation on FPGA

Field programmable gate arrays (FPGAs) serve as a convenient tool for prototyping and debugging developed digital circuits. Their circuitry is optimized for synchronous unit implementation. Computer-aided design systems for digital circuits on FPGAs are also focused on synchronous projects. However,...

Full description

Saved in:
Bibliographic Details
Main Authors: Stepchenkov, Yuri, Diachenko, Yuri, Tyurin, Sergei
Format: Conference Proceeding
Language:English
Subjects:
adaptive logic module
Circuits
Digital circuits
emulation
Field programmable gate arrays
FPGA
Hardware
Layout
Logic
Logic gates
prototyping
Redundancy
Registers
resources
self-timed circuit
Switching circuits
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Field programmable gate arrays (FPGAs) serve as a convenient tool for prototyping and debugging developed digital circuits. Their circuitry is optimized for synchronous unit implementation. Computer-aided design systems for digital circuits on FPGAs are also focused on synchronous projects. However, one can also use FPGAs for prototyping self-timed (ST) circuits in the mode of emulating a single-stage representation of some logical and indication cells. The paper analyzes the ST circuit indication cell implementations on the FPGAs and proposes a technique for emulating ST circuits on typical FPGAs. The paper estimates a hardware redundancy of the ST circuit implementations on FPGAs and the results of prototyping an ST unit multiplying two operands with subsequent third operand addition and subtraction without intermediate rounding on the Intel Cyclone and Arria families FPGAs.
ISSN:2836-614X
DOI:10.1109/RusAutoCon61949.2024.10694370