Loading…
lpGBT: Low-power radiation-hard multipurpose high-speed transceiver ASIC for high-energy physics experiments
Commissioning of detector systems for the High-Luminosity Large Hadron Collider (HL-LHC) is scheduled to take place between 2026 and 2028 at CERN. Application Specific Integrated Circuits (ASICs) for those systems have been in intense development over the past ten years. Some of those ASICs, as is t...
Saved in:
Published in: | IEEE transactions on nuclear science 2024-12, p.1-1 |
---|---|
Main Authors: | , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , |
Format: | Article |
Language: | English |
Subjects: | |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | Commissioning of detector systems for the High-Luminosity Large Hadron Collider (HL-LHC) is scheduled to take place between 2026 and 2028 at CERN. Application Specific Integrated Circuits (ASICs) for those systems have been in intense development over the past ten years. Some of those ASICs, as is the case of the Low Power GigaBit Transceiver (lpGBT) described in this work, have now been produced in industrial quantities and have been fully qualified for operation in the HL-LHC environments that require, where the innermost detectors are concerned, radiation hardness in excess of 1 MGy. The lpGBT is a multi-functional device, enabling data transmission between the off-detector and the on-detector systems. Data can be transmitted from the detector at 5.12 Gbit s −1 and 10.24 Gbit s −1 and to the detector at 2.56 Gbit s −1 . It implements data rate-configurable electrical links to communicate with the front-end ASICs and low-speed serial and parallel buses for experiment control. A set of analog functions for monitoring and control of the physics detectors is also included. This paper describes the functionality and the architecture of the lpGBT ASIC and reports on its radiation hardness characterization. |
---|---|
ISSN: | 0018-9499 |
DOI: | 10.1109/TNS.2024.3506753 |