A MESFET Variable-Capacitance Model for GaAs Integrated Circuit Simulation

A simple MESFET capacitance model which has a clearly explained physical meaning for a wide bias voltage range has been developed for use in simulations of GaAs integrated circuits. In this model, gate-source, gate-drain capacitances are represented by analytical expressions which are classified int...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on microwave theory and techniques 1982-05, Vol.30 (5), p.719-724
Main Authors: Takada, T., Yokoyama, Kiyoyuki, Ida, M., Sudo, T.
Format: Article
Language:English
Subjects:
Capacitance
Equivalent circuits
FETs
Gallium arsenide
Integrated circuit modeling
Logic
MESFET circuits
MESFET integrated circuits
Space charge
Voltage
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3
cites cdi_FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3
container_end_page 724
container_issue 5
container_start_page 719
container_title IEEE transactions on microwave theory and techniques
container_volume 30
creator Takada, T.
Yokoyama
Kiyoyuki
Ida, M.
Sudo, T.
description A simple MESFET capacitance model which has a clearly explained physical meaning for a wide bias voltage range has been developed for use in simulations of GaAs integrated circuits. In this model, gate-source, gate-drain capacitances are represented by analytical expressions which are classified into three different regions for bias voltages: a before-pinch-off region including the neighborhood of the built-in voltage, an after-pinch-off region, a transition region. 2-dimensional analysis results support the validity of the analytically derived capacitance model. The model is applicable to MESFET's used in integrated circuits that have low donor-thickness product.
doi_str_mv 10.1109/TMTT.1982.1131127
format article
fullrecord <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_ieee_primary_1131127</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1131127</ieee_id><sourcerecordid>10_1109_TMTT_1982_1131127</sourcerecordid><originalsourceid>FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3</originalsourceid><addsrcrecordid>eNpFkL1OwzAUhS0EEqXwAIjFL5Di68SxPUZRaYtaMTSwRrfJDTJKk8pxB96eRK3EdHR0foaPsWcQCwBhX4tdUSzAGjnaGEDqGzYDpXRkUy1u2UwIMJFNjLhnD8PwM9pECTNj7xnfLfdvy4J_oXd4aCnK8YSVC9hVxHd9TS1ves9XmA180wX69hio5rnz1dkFvnfHc4vB9d0ju2uwHejpqnP2Of7m62j7sdrk2TaqYmlDdJBISYOyBlSaEkSyaS3IxIkAwDghMlQpBFMraVQNqcYDSUNaaWshpXjO4PJb-X4YPDXlybsj-t8SRDnBKCcY5QSjvMIYNy-XjSOi__41_QODDlqS</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A MESFET Variable-Capacitance Model for GaAs Integrated Circuit Simulation</title><source>IEEE Xplore (Online service)</source><creator>Takada, T. ; Yokoyama ; Kiyoyuki ; Ida, M. ; Sudo, T.</creator><creatorcontrib>Takada, T. ; Yokoyama ; Kiyoyuki ; Ida, M. ; Sudo, T.</creatorcontrib><description>A simple MESFET capacitance model which has a clearly explained physical meaning for a wide bias voltage range has been developed for use in simulations of GaAs integrated circuits. In this model, gate-source, gate-drain capacitances are represented by analytical expressions which are classified into three different regions for bias voltages: a before-pinch-off region including the neighborhood of the built-in voltage, an after-pinch-off region, a transition region. 2-dimensional analysis results support the validity of the analytically derived capacitance model. The model is applicable to MESFET's used in integrated circuits that have low donor-thickness product.</description><identifier>ISSN: 0018-9480</identifier><identifier>EISSN: 1557-9670</identifier><identifier>DOI: 10.1109/TMTT.1982.1131127</identifier><identifier>CODEN: IETMAB</identifier><language>eng</language><publisher>IEEE</publisher><subject>Capacitance ; Equivalent circuits ; FETs ; Gallium arsenide ; Integrated circuit modeling ; Logic ; MESFET circuits ; MESFET integrated circuits ; Space charge ; Voltage</subject><ispartof>IEEE transactions on microwave theory and techniques, 1982-05, Vol.30 (5), p.719-724</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3</citedby><cites>FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1131127$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,778,782,27907,27908,54779</link.rule.ids></links><search><creatorcontrib>Takada, T.</creatorcontrib><creatorcontrib>Yokoyama</creatorcontrib><creatorcontrib>Kiyoyuki</creatorcontrib><creatorcontrib>Ida, M.</creatorcontrib><creatorcontrib>Sudo, T.</creatorcontrib><title>A MESFET Variable-Capacitance Model for GaAs Integrated Circuit Simulation</title><title>IEEE transactions on microwave theory and techniques</title><addtitle>TMTT</addtitle><description>A simple MESFET capacitance model which has a clearly explained physical meaning for a wide bias voltage range has been developed for use in simulations of GaAs integrated circuits. In this model, gate-source, gate-drain capacitances are represented by analytical expressions which are classified into three different regions for bias voltages: a before-pinch-off region including the neighborhood of the built-in voltage, an after-pinch-off region, a transition region. 2-dimensional analysis results support the validity of the analytically derived capacitance model. The model is applicable to MESFET's used in integrated circuits that have low donor-thickness product.</description><subject>Capacitance</subject><subject>Equivalent circuits</subject><subject>FETs</subject><subject>Gallium arsenide</subject><subject>Integrated circuit modeling</subject><subject>Logic</subject><subject>MESFET circuits</subject><subject>MESFET integrated circuits</subject><subject>Space charge</subject><subject>Voltage</subject><issn>0018-9480</issn><issn>1557-9670</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1982</creationdate><recordtype>article</recordtype><recordid>eNpFkL1OwzAUhS0EEqXwAIjFL5Di68SxPUZRaYtaMTSwRrfJDTJKk8pxB96eRK3EdHR0foaPsWcQCwBhX4tdUSzAGjnaGEDqGzYDpXRkUy1u2UwIMJFNjLhnD8PwM9pECTNj7xnfLfdvy4J_oXd4aCnK8YSVC9hVxHd9TS1ves9XmA180wX69hio5rnz1dkFvnfHc4vB9d0ju2uwHejpqnP2Of7m62j7sdrk2TaqYmlDdJBISYOyBlSaEkSyaS3IxIkAwDghMlQpBFMraVQNqcYDSUNaaWshpXjO4PJb-X4YPDXlybsj-t8SRDnBKCcY5QSjvMIYNy-XjSOi__41_QODDlqS</recordid><startdate>198205</startdate><enddate>198205</enddate><creator>Takada, T.</creator><creator>Yokoyama</creator><creator>Kiyoyuki</creator><creator>Ida, M.</creator><creator>Sudo, T.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>198205</creationdate><title>A MESFET Variable-Capacitance Model for GaAs Integrated Circuit Simulation</title><author>Takada, T. ; Yokoyama ; Kiyoyuki ; Ida, M. ; Sudo, T.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1982</creationdate><topic>Capacitance</topic><topic>Equivalent circuits</topic><topic>FETs</topic><topic>Gallium arsenide</topic><topic>Integrated circuit modeling</topic><topic>Logic</topic><topic>MESFET circuits</topic><topic>MESFET integrated circuits</topic><topic>Space charge</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Takada, T.</creatorcontrib><creatorcontrib>Yokoyama</creatorcontrib><creatorcontrib>Kiyoyuki</creatorcontrib><creatorcontrib>Ida, M.</creatorcontrib><creatorcontrib>Sudo, T.</creatorcontrib><collection>CrossRef</collection><jtitle>IEEE transactions on microwave theory and techniques</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Takada, T.</au><au>Yokoyama</au><au>Kiyoyuki</au><au>Ida, M.</au><au>Sudo, T.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A MESFET Variable-Capacitance Model for GaAs Integrated Circuit Simulation</atitle><jtitle>IEEE transactions on microwave theory and techniques</jtitle><stitle>TMTT</stitle><date>1982-05</date><risdate>1982</risdate><volume>30</volume><issue>5</issue><spage>719</spage><epage>724</epage><pages>719-724</pages><issn>0018-9480</issn><eissn>1557-9670</eissn><coden>IETMAB</coden><abstract>A simple MESFET capacitance model which has a clearly explained physical meaning for a wide bias voltage range has been developed for use in simulations of GaAs integrated circuits. In this model, gate-source, gate-drain capacitances are represented by analytical expressions which are classified into three different regions for bias voltages: a before-pinch-off region including the neighborhood of the built-in voltage, an after-pinch-off region, a transition region. 2-dimensional analysis results support the validity of the analytically derived capacitance model. The model is applicable to MESFET's used in integrated circuits that have low donor-thickness product.</abstract><pub>IEEE</pub><doi>10.1109/TMTT.1982.1131127</doi><tpages>6</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9480
ispartof IEEE transactions on microwave theory and techniques, 1982-05, Vol.30 (5), p.719-724
issn 0018-9480
1557-9670
language eng
recordid cdi_ieee_primary_1131127
source IEEE Xplore (Online service)
subjects Capacitance
Equivalent circuits
FETs
Gallium arsenide
Integrated circuit modeling
Logic
MESFET circuits
MESFET integrated circuits
Space charge
Voltage
title A MESFET Variable-Capacitance Model for GaAs Integrated Circuit Simulation
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T01%3A10%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20MESFET%20Variable-Capacitance%20Model%20for%20GaAs%20Integrated%20Circuit%20Simulation&rft.jtitle=IEEE%20transactions%20on%20microwave%20theory%20and%20techniques&rft.au=Takada,%20T.&rft.date=1982-05&rft.volume=30&rft.issue=5&rft.spage=719&rft.epage=724&rft.pages=719-724&rft.issn=0018-9480&rft.eissn=1557-9670&rft.coden=IETMAB&rft_id=info:doi/10.1109/TMTT.1982.1131127&rft_dat=%3Ccrossref_ieee_%3E10_1109_TMTT_1982_1131127%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c329t-b2ae4fa2d1a57e4aae96d0e834011a34ee8ec5a18d5285d167abe28e7579916e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1131127&rfr_iscdi=true