MOVE: model verification system

The authors address the issue of model correctness in an automated model generating system for a CAD system. They have designed a verification system called the model verifier (MOVE) to solve this problem. This approach is based on observation that if there exists an error in the generated model, it...

Full description

Saved in:
Bibliographic Details
Main Authors: Kang, S., Szygenda, S.A.
Format: Conference Proceeding
Language:English
Subjects:
Automatic logic units
Automatic programming
Buildings
Circuit simulation
Design automation
Digital systems
Logic design
Logic devices
Prototypes
Signal generators
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 768
container_issue
container_start_page 762
container_title
container_volume
creator Kang, S.
Szygenda, S.A.
description The authors address the issue of model correctness in an automated model generating system for a CAD system. They have designed a verification system called the model verifier (MOVE) to solve this problem. This approach is based on observation that if there exists an error in the generated model, it is in the functional primitives or the signal interconnections. Therefore, to verify the model, functional correctness checking for primitives and connection correctness checking for interconnections between primitives are used. The reason for the use of two distinct approaches in functional checking is to verify the models efficiently by overcoming the limitations of two approaches and using some heuristics. The advantage of this method is that it can efficiently verify the models and can be used in a practical sense.< >
doi_str_mv 10.1109/PCCC.1991.113891
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_113891</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>113891</ieee_id><sourcerecordid>113891</sourcerecordid><originalsourceid>FETCH-LOGICAL-g221t-4e03aea54d810ff9253fbddacd85680c09ffb59ad5cd7451ab7da65ade78908c3</originalsourceid><addsrcrecordid>eNotj0tLAzEURgMiVGv3xY3zB6bm5jFz405CfUClLmy35U5yI5GOlckg9N9bqN_mcDYHPiHmIBcA0t2_e-8X4BycVKODC3EtEbBRoDVOxKyUL3maMdY06krcva23y4eqP0TeV7885JQDjfnwXZVjGbm_EZeJ9oVn_5yKzdPyw7_Uq_Xzq39c1Z9KwVgblpqYrIkIMiWnrE5djBQi2gZlkC6lzjqKNsTWWKCujdRYityikxj0VNyeu5mZdz9D7mk47s4X9B9EEDub</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>MOVE: model verification system</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Kang, S. ; Szygenda, S.A.</creator><creatorcontrib>Kang, S. ; Szygenda, S.A.</creatorcontrib><description>The authors address the issue of model correctness in an automated model generating system for a CAD system. They have designed a verification system called the model verifier (MOVE) to solve this problem. This approach is based on observation that if there exists an error in the generated model, it is in the functional primitives or the signal interconnections. Therefore, to verify the model, functional correctness checking for primitives and connection correctness checking for interconnections between primitives are used. The reason for the use of two distinct approaches in functional checking is to verify the models efficiently by overcoming the limitations of two approaches and using some heuristics. The advantage of this method is that it can efficiently verify the models and can be used in a practical sense.&lt; &gt;</description><identifier>ISBN: 0818621338</identifier><identifier>ISBN: 9780818621338</identifier><identifier>DOI: 10.1109/PCCC.1991.113891</identifier><language>eng</language><publisher>IEEE Comput. Soc. Press</publisher><subject>Automatic logic units ; Automatic programming ; Buildings ; Circuit simulation ; Design automation ; Digital systems ; Logic design ; Logic devices ; Prototypes ; Signal generators</subject><ispartof>[1991 Proceedings] Tenth Annual International Phoenix Conference on Computers and Communications, 1991, p.762-768</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/113891$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,4035,4036,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/113891$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kang, S.</creatorcontrib><creatorcontrib>Szygenda, S.A.</creatorcontrib><title>MOVE: model verification system</title><title>[1991 Proceedings] Tenth Annual International Phoenix Conference on Computers and Communications</title><addtitle>PCCC</addtitle><description>The authors address the issue of model correctness in an automated model generating system for a CAD system. They have designed a verification system called the model verifier (MOVE) to solve this problem. This approach is based on observation that if there exists an error in the generated model, it is in the functional primitives or the signal interconnections. Therefore, to verify the model, functional correctness checking for primitives and connection correctness checking for interconnections between primitives are used. The reason for the use of two distinct approaches in functional checking is to verify the models efficiently by overcoming the limitations of two approaches and using some heuristics. The advantage of this method is that it can efficiently verify the models and can be used in a practical sense.&lt; &gt;</description><subject>Automatic logic units</subject><subject>Automatic programming</subject><subject>Buildings</subject><subject>Circuit simulation</subject><subject>Design automation</subject><subject>Digital systems</subject><subject>Logic design</subject><subject>Logic devices</subject><subject>Prototypes</subject><subject>Signal generators</subject><isbn>0818621338</isbn><isbn>9780818621338</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1991</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotj0tLAzEURgMiVGv3xY3zB6bm5jFz405CfUClLmy35U5yI5GOlckg9N9bqN_mcDYHPiHmIBcA0t2_e-8X4BycVKODC3EtEbBRoDVOxKyUL3maMdY06krcva23y4eqP0TeV7885JQDjfnwXZVjGbm_EZeJ9oVn_5yKzdPyw7_Uq_Xzq39c1Z9KwVgblpqYrIkIMiWnrE5djBQi2gZlkC6lzjqKNsTWWKCujdRYityikxj0VNyeu5mZdz9D7mk47s4X9B9EEDub</recordid><startdate>1991</startdate><enddate>1991</enddate><creator>Kang, S.</creator><creator>Szygenda, S.A.</creator><general>IEEE Comput. Soc. Press</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1991</creationdate><title>MOVE: model verification system</title><author>Kang, S. ; Szygenda, S.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-g221t-4e03aea54d810ff9253fbddacd85680c09ffb59ad5cd7451ab7da65ade78908c3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1991</creationdate><topic>Automatic logic units</topic><topic>Automatic programming</topic><topic>Buildings</topic><topic>Circuit simulation</topic><topic>Design automation</topic><topic>Digital systems</topic><topic>Logic design</topic><topic>Logic devices</topic><topic>Prototypes</topic><topic>Signal generators</topic><toplevel>online_resources</toplevel><creatorcontrib>Kang, S.</creatorcontrib><creatorcontrib>Szygenda, S.A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kang, S.</au><au>Szygenda, S.A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>MOVE: model verification system</atitle><btitle>[1991 Proceedings] Tenth Annual International Phoenix Conference on Computers and Communications</btitle><stitle>PCCC</stitle><date>1991</date><risdate>1991</risdate><spage>762</spage><epage>768</epage><pages>762-768</pages><isbn>0818621338</isbn><isbn>9780818621338</isbn><abstract>The authors address the issue of model correctness in an automated model generating system for a CAD system. They have designed a verification system called the model verifier (MOVE) to solve this problem. This approach is based on observation that if there exists an error in the generated model, it is in the functional primitives or the signal interconnections. Therefore, to verify the model, functional correctness checking for primitives and connection correctness checking for interconnections between primitives are used. The reason for the use of two distinct approaches in functional checking is to verify the models efficiently by overcoming the limitations of two approaches and using some heuristics. The advantage of this method is that it can efficiently verify the models and can be used in a practical sense.&lt; &gt;</abstract><pub>IEEE Comput. Soc. Press</pub><doi>10.1109/PCCC.1991.113891</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0818621338
ispartof [1991 Proceedings] Tenth Annual International Phoenix Conference on Computers and Communications, 1991, p.762-768
issn
language eng
recordid cdi_ieee_primary_113891
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Automatic logic units
Automatic programming
Buildings
Circuit simulation
Design automation
Digital systems
Logic design
Logic devices
Prototypes
Signal generators
title MOVE: model verification system
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T07%3A27%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=MOVE:%20model%20verification%20system&rft.btitle=%5B1991%20Proceedings%5D%20Tenth%20Annual%20International%20Phoenix%20Conference%20on%20Computers%20and%20Communications&rft.au=Kang,%20S.&rft.date=1991&rft.spage=762&rft.epage=768&rft.pages=762-768&rft.isbn=0818621338&rft.isbn_list=9780818621338&rft_id=info:doi/10.1109/PCCC.1991.113891&rft_dat=%3Cieee_6IE%3E113891%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-g221t-4e03aea54d810ff9253fbddacd85680c09ffb59ad5cd7451ab7da65ade78908c3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=113891&rfr_iscdi=true