An architecture for multiresolution, focal, image analysis

A segmented pipeline architecture for multiresolution, focal, array processing is presented. A buffer is introduced at each point in a pipeline computation at which changes in sample density or analysis area may take place. These buffers divide the pipeline into segments, each with constant data loa...

Full description

Saved in:
Bibliographic Details
Main Authors: Burt, P.J., van der Wal, G.
Format: Conference Proceeding
Language:English
Subjects:
Algorithm design and analysis
Buffer storage
Computer architecture
Image analysis
Image motion analysis
Image resolution
Image segmentation
Machine vision
Pipeline processing
Real time systems
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 311 vol.2
container_issue
container_start_page 305
container_title
container_volume ii
creator Burt, P.J.
van der Wal, G.
description A segmented pipeline architecture for multiresolution, focal, array processing is presented. A buffer is introduced at each point in a pipeline computation at which changes in sample density or analysis area may take place. These buffers divide the pipeline into segments, each with constant data load. When active, a segment runs at its full design rate. Efficiency is maintained by switching processing elements between segments as image data flows through the system. The segmented pipeline architecture is illustrated with an application to image motion analysis.< >
doi_str_mv 10.1109/ICPR.1990.119374
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_119374</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>119374</ieee_id><sourcerecordid>119374</sourcerecordid><originalsourceid>FETCH-ieee_primary_1193743</originalsourceid><addsrcrecordid>eNpjYJAwNNAzNDSw1Pd0DgjSM7S0BHEtjc1NmBm4DCwMLcyMDMyMTDkYeIuLswwMDIBKzSxMDTkZrBzzFBKLkjMyS1KTS0qLUhXS8osUcktzSjKLUovzc0pLMvPzdICCyYk5OgqZuYnpqQqJeYk5lcWZxTwMrGmJOcWpvFCam0HKzTXE2UM3MzU1Nb6gCKi6qDIe4gpjvJIAw5k2Ig</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>An architecture for multiresolution, focal, image analysis</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Burt, P.J. ; van der Wal, G.</creator><creatorcontrib>Burt, P.J. ; van der Wal, G.</creatorcontrib><description>A segmented pipeline architecture for multiresolution, focal, array processing is presented. A buffer is introduced at each point in a pipeline computation at which changes in sample density or analysis area may take place. These buffers divide the pipeline into segments, each with constant data load. When active, a segment runs at its full design rate. Efficiency is maintained by switching processing elements between segments as image data flows through the system. The segmented pipeline architecture is illustrated with an application to image motion analysis.&lt; &gt;</description><identifier>ISBN: 0818620625</identifier><identifier>ISBN: 9780818620621</identifier><identifier>DOI: 10.1109/ICPR.1990.119374</identifier><language>eng</language><publisher>IEEE Comput. Soc. Press</publisher><subject>Algorithm design and analysis ; Buffer storage ; Computer architecture ; Image analysis ; Image motion analysis ; Image resolution ; Image segmentation ; Machine vision ; Pipeline processing ; Real time systems</subject><ispartof>[1990] Proceedings. 10th International Conference on Pattern Recognition, 1990, Vol.ii, p.305-311 vol.2</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/119374$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/119374$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Burt, P.J.</creatorcontrib><creatorcontrib>van der Wal, G.</creatorcontrib><title>An architecture for multiresolution, focal, image analysis</title><title>[1990] Proceedings. 10th International Conference on Pattern Recognition</title><addtitle>ICPR</addtitle><description>A segmented pipeline architecture for multiresolution, focal, array processing is presented. A buffer is introduced at each point in a pipeline computation at which changes in sample density or analysis area may take place. These buffers divide the pipeline into segments, each with constant data load. When active, a segment runs at its full design rate. Efficiency is maintained by switching processing elements between segments as image data flows through the system. The segmented pipeline architecture is illustrated with an application to image motion analysis.&lt; &gt;</description><subject>Algorithm design and analysis</subject><subject>Buffer storage</subject><subject>Computer architecture</subject><subject>Image analysis</subject><subject>Image motion analysis</subject><subject>Image resolution</subject><subject>Image segmentation</subject><subject>Machine vision</subject><subject>Pipeline processing</subject><subject>Real time systems</subject><isbn>0818620625</isbn><isbn>9780818620621</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1990</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNpjYJAwNNAzNDSw1Pd0DgjSM7S0BHEtjc1NmBm4DCwMLcyMDMyMTDkYeIuLswwMDIBKzSxMDTkZrBzzFBKLkjMyS1KTS0qLUhXS8osUcktzSjKLUovzc0pLMvPzdICCyYk5OgqZuYnpqQqJeYk5lcWZxTwMrGmJOcWpvFCam0HKzTXE2UM3MzU1Nb6gCKi6qDIe4gpjvJIAw5k2Ig</recordid><startdate>1990</startdate><enddate>1990</enddate><creator>Burt, P.J.</creator><creator>van der Wal, G.</creator><general>IEEE Comput. Soc. Press</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1990</creationdate><title>An architecture for multiresolution, focal, image analysis</title><author>Burt, P.J. ; van der Wal, G.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_1193743</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1990</creationdate><topic>Algorithm design and analysis</topic><topic>Buffer storage</topic><topic>Computer architecture</topic><topic>Image analysis</topic><topic>Image motion analysis</topic><topic>Image resolution</topic><topic>Image segmentation</topic><topic>Machine vision</topic><topic>Pipeline processing</topic><topic>Real time systems</topic><toplevel>online_resources</toplevel><creatorcontrib>Burt, P.J.</creatorcontrib><creatorcontrib>van der Wal, G.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Burt, P.J.</au><au>van der Wal, G.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An architecture for multiresolution, focal, image analysis</atitle><btitle>[1990] Proceedings. 10th International Conference on Pattern Recognition</btitle><stitle>ICPR</stitle><date>1990</date><risdate>1990</risdate><volume>ii</volume><spage>305</spage><epage>311 vol.2</epage><pages>305-311 vol.2</pages><isbn>0818620625</isbn><isbn>9780818620621</isbn><abstract>A segmented pipeline architecture for multiresolution, focal, array processing is presented. A buffer is introduced at each point in a pipeline computation at which changes in sample density or analysis area may take place. These buffers divide the pipeline into segments, each with constant data load. When active, a segment runs at its full design rate. Efficiency is maintained by switching processing elements between segments as image data flows through the system. The segmented pipeline architecture is illustrated with an application to image motion analysis.&lt; &gt;</abstract><pub>IEEE Comput. Soc. Press</pub><doi>10.1109/ICPR.1990.119374</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0818620625
ispartof [1990] Proceedings. 10th International Conference on Pattern Recognition, 1990, Vol.ii, p.305-311 vol.2
issn
language eng
recordid cdi_ieee_primary_119374
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Algorithm design and analysis
Buffer storage
Computer architecture
Image analysis
Image motion analysis
Image resolution
Image segmentation
Machine vision
Pipeline processing
Real time systems
title An architecture for multiresolution, focal, image analysis
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T21%3A11%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20architecture%20for%20multiresolution,%20focal,%20image%20analysis&rft.btitle=%5B1990%5D%20Proceedings.%2010th%20International%20Conference%20on%20Pattern%20Recognition&rft.au=Burt,%20P.J.&rft.date=1990&rft.volume=ii&rft.spage=305&rft.epage=311%20vol.2&rft.pages=305-311%20vol.2&rft.isbn=0818620625&rft.isbn_list=9780818620621&rft_id=info:doi/10.1109/ICPR.1990.119374&rft_dat=%3Cieee_6IE%3E119374%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-ieee_primary_1193743%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=119374&rfr_iscdi=true