Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor

• Main Authors: Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.
• Format: Conference Proceeding
• Language: English
• Subjects: Clocks; Computer science; Costs; Degradation; Dynamic voltage scaling; Frequency conversion; Frequency synchronization; Microprocessors; Potential energy; Power dissipation
• ISSN: 1063-6897; 2575-713X
• DOI: 10.1109/ISCA.2003.1206985

A Multiple Clock Domain (MCD) processor addresses the challenges of clock distribution and power dissipation by dividing a chip into several (coarse-grained) clock domains, allowing frequency and voltage to be reduced in domains that are not currently on the application's critical path. Given a reconfiguration mechanism capable of choosing appropriate times and values for voltage/frequency scaling, an MCD processor has the potential to achieve significant energy savings with low performance degradation. Early work on MCD processors evaluated the potential for energy savings by manually inserting reconfiguration instructions into applications, or by employing an oracle driven by offline analysis of (identical) prior program runs. Subsequent work developed a hardware-based online mechanism that averages 75-85% of the energy-delay improvement achieved via offline analysis. We consider the automatic insertion of reconfiguration instructions into applications, using profile-driven binary rewriting. Profile-based reconfiguration introduces the need for "training runs" prior to production use of a given application, but avoids the hardware complexity of online reconfiguration. It also has the potential to yield significantly greater energy savings. Experimental results (training on small data sets and then running on larger, alternative data sets) indicate that the profile-driven approach is more stable than hardware-based reconfiguration, and yields virtually all of the energy-delay improvement achieved via offline analysis.