A DSP-based technique for high-speed A/D conversion to generate coherently sampled sequences

This paper presents a digital signal processor (DSP) based device that will digitize a high speed analog signal. The device takes advantage of a new undersampling strategy which employs two clocks, rather than employing a traditional swept delay generator. The random access memory of the DSP and the...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on instrumentation and measurement 2003-06, Vol.52 (3), p.950-958
Main Authors: Fink, R.J., Yeary, M.B., Burns, M., Guidry, D.W.
Format: Article
Language:English
Subjects:
Clocks
Coherence
Delay
Devices
Digital signal processing
Digital signal processors
Digitization
Distortion measurement
High speed
Instrumentation
Instruments
Propagation delay
Sampling methods
Signal processing
Testing
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper presents a digital signal processor (DSP) based device that will digitize a high speed analog signal. The device takes advantage of a new undersampling strategy which employs two clocks, rather than employing a traditional swept delay generator. The random access memory of the DSP and the signal processing capabilities are employed so that the signal is sampled over an integer number of cycles, thus insuring coherency in the sampled data set. Coherency is important property that eliminates additional unwanted discontinuities in a data set which introduces unwanted artifacts in the signal's spectral content. An illustration of the new device is presented in the paper, in addition to laboratory measurements. The results also indicate that the new technique is competitive with solutions that exist in the current literature.
ISSN:0018-9456
1557-9662
DOI:10.1109/TIM.2003.814679