A Fin-type independent-double-gate NFET

We present, to our knowledge, the first published experimental integration of two independent gates on a FinFET. The devices have symmetric gate oxide physical thicknesses of 8.5 nm, gate lengths ranging from 0.25 /spl mu/m to 5 /spl mu/m, and designed fin thicknesses ranging from 10 nm to 100 nm. I...

Full description

Saved in:
Bibliographic Details
Main Authors: Fried, D.M., Nowak, E.J., Kedzierski, J., Duster, J.S., Komegay, K.T.
Format: Conference Proceeding
Language:English
Subjects:
Circuits
CMOS technology
Dielectrics
Double-gate FETs
Electrodes
Etching
FinFETs
Lithography
Plasma applications
Silicon
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 46
container_issue
container_start_page 45
container_title
container_volume
creator Fried, D.M.
Nowak, E.J.
Kedzierski, J.
Duster, J.S.
Komegay, K.T.
description We present, to our knowledge, the first published experimental integration of two independent gates on a FinFET. The devices have symmetric gate oxide physical thicknesses of 8.5 nm, gate lengths ranging from 0.25 /spl mu/m to 5 /spl mu/m, and designed fin thicknesses ranging from 10 nm to 100 nm. Independent-gate operation is demonstrated by modulating saturated drain current with both front and back gate voltages.
doi_str_mv 10.1109/DRC.2003.1226864
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1226864</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1226864</ieee_id><sourcerecordid>1226864</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-35076434f3800424abe881b57238f621270ceca09921de3b4adffcbe6d4ab54e3</originalsourceid><addsrcrecordid>eNotT01LAzEUDIhQqXsXetmbp6wvedl8HMtqVSgtSO8l2bxIpK5Ldz303xuwwzADw-MNw9iDgEYIcE_PH10jAbARUmqr1Q2rnLFQiMZIIxasmqYvKFAtOiPu2OO63uSBz5eR6jxEGqnIMPP48xtOxD_9TPVu83K4Z7fJnyaqrr5kh5J2b3y7f33v1lueHcwcWzBaoUpoS4VUPpC1IrRGok1aCmmgp96Dc1JEwqB8TKkPpGM5bRXhkq3-32YiOo7n_O3Pl-N1Df4BVko9Yw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A Fin-type independent-double-gate NFET</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Fried, D.M. ; Nowak, E.J. ; Kedzierski, J. ; Duster, J.S. ; Komegay, K.T.</creator><creatorcontrib>Fried, D.M. ; Nowak, E.J. ; Kedzierski, J. ; Duster, J.S. ; Komegay, K.T.</creatorcontrib><description>We present, to our knowledge, the first published experimental integration of two independent gates on a FinFET. The devices have symmetric gate oxide physical thicknesses of 8.5 nm, gate lengths ranging from 0.25 /spl mu/m to 5 /spl mu/m, and designed fin thicknesses ranging from 10 nm to 100 nm. Independent-gate operation is demonstrated by modulating saturated drain current with both front and back gate voltages.</description><identifier>ISBN: 9780780377271</identifier><identifier>ISBN: 0780377273</identifier><identifier>DOI: 10.1109/DRC.2003.1226864</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; CMOS technology ; Dielectrics ; Double-gate FETs ; Electrodes ; Etching ; FinFETs ; Lithography ; Plasma applications ; Silicon</subject><ispartof>61st Device Research Conference. Conference Digest (Cat. No.03TH8663), 2003, p.45-46</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1226864$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1226864$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Fried, D.M.</creatorcontrib><creatorcontrib>Nowak, E.J.</creatorcontrib><creatorcontrib>Kedzierski, J.</creatorcontrib><creatorcontrib>Duster, J.S.</creatorcontrib><creatorcontrib>Komegay, K.T.</creatorcontrib><title>A Fin-type independent-double-gate NFET</title><title>61st Device Research Conference. Conference Digest (Cat. No.03TH8663)</title><addtitle>DRC</addtitle><description>We present, to our knowledge, the first published experimental integration of two independent gates on a FinFET. The devices have symmetric gate oxide physical thicknesses of 8.5 nm, gate lengths ranging from 0.25 /spl mu/m to 5 /spl mu/m, and designed fin thicknesses ranging from 10 nm to 100 nm. Independent-gate operation is demonstrated by modulating saturated drain current with both front and back gate voltages.</description><subject>Circuits</subject><subject>CMOS technology</subject><subject>Dielectrics</subject><subject>Double-gate FETs</subject><subject>Electrodes</subject><subject>Etching</subject><subject>FinFETs</subject><subject>Lithography</subject><subject>Plasma applications</subject><subject>Silicon</subject><isbn>9780780377271</isbn><isbn>0780377273</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2003</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotT01LAzEUDIhQqXsXetmbp6wvedl8HMtqVSgtSO8l2bxIpK5Ldz303xuwwzADw-MNw9iDgEYIcE_PH10jAbARUmqr1Q2rnLFQiMZIIxasmqYvKFAtOiPu2OO63uSBz5eR6jxEGqnIMPP48xtOxD_9TPVu83K4Z7fJnyaqrr5kh5J2b3y7f33v1lueHcwcWzBaoUpoS4VUPpC1IrRGok1aCmmgp96Dc1JEwqB8TKkPpGM5bRXhkq3-32YiOo7n_O3Pl-N1Df4BVko9Yw</recordid><startdate>2003</startdate><enddate>2003</enddate><creator>Fried, D.M.</creator><creator>Nowak, E.J.</creator><creator>Kedzierski, J.</creator><creator>Duster, J.S.</creator><creator>Komegay, K.T.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2003</creationdate><title>A Fin-type independent-double-gate NFET</title><author>Fried, D.M. ; Nowak, E.J. ; Kedzierski, J. ; Duster, J.S. ; Komegay, K.T.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-35076434f3800424abe881b57238f621270ceca09921de3b4adffcbe6d4ab54e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Circuits</topic><topic>CMOS technology</topic><topic>Dielectrics</topic><topic>Double-gate FETs</topic><topic>Electrodes</topic><topic>Etching</topic><topic>FinFETs</topic><topic>Lithography</topic><topic>Plasma applications</topic><topic>Silicon</topic><toplevel>online_resources</toplevel><creatorcontrib>Fried, D.M.</creatorcontrib><creatorcontrib>Nowak, E.J.</creatorcontrib><creatorcontrib>Kedzierski, J.</creatorcontrib><creatorcontrib>Duster, J.S.</creatorcontrib><creatorcontrib>Komegay, K.T.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fried, D.M.</au><au>Nowak, E.J.</au><au>Kedzierski, J.</au><au>Duster, J.S.</au><au>Komegay, K.T.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A Fin-type independent-double-gate NFET</atitle><btitle>61st Device Research Conference. Conference Digest (Cat. No.03TH8663)</btitle><stitle>DRC</stitle><date>2003</date><risdate>2003</risdate><spage>45</spage><epage>46</epage><pages>45-46</pages><isbn>9780780377271</isbn><isbn>0780377273</isbn><abstract>We present, to our knowledge, the first published experimental integration of two independent gates on a FinFET. The devices have symmetric gate oxide physical thicknesses of 8.5 nm, gate lengths ranging from 0.25 /spl mu/m to 5 /spl mu/m, and designed fin thicknesses ranging from 10 nm to 100 nm. Independent-gate operation is demonstrated by modulating saturated drain current with both front and back gate voltages.</abstract><pub>IEEE</pub><doi>10.1109/DRC.2003.1226864</doi><tpages>2</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9780780377271
ispartof 61st Device Research Conference. Conference Digest (Cat. No.03TH8663), 2003, p.45-46
issn
language eng
recordid cdi_ieee_primary_1226864
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Circuits
CMOS technology
Dielectrics
Double-gate FETs
Electrodes
Etching
FinFETs
Lithography
Plasma applications
Silicon
title A Fin-type independent-double-gate NFET
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T06%3A53%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20Fin-type%20independent-double-gate%20NFET&rft.btitle=61st%20Device%20Research%20Conference.%20Conference%20Digest%20(Cat.%20No.03TH8663)&rft.au=Fried,%20D.M.&rft.date=2003&rft.spage=45&rft.epage=46&rft.pages=45-46&rft.isbn=9780780377271&rft.isbn_list=0780377273&rft_id=info:doi/10.1109/DRC.2003.1226864&rft_dat=%3Cieee_6IE%3E1226864%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-35076434f3800424abe881b57238f621270ceca09921de3b4adffcbe6d4ab54e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1226864&rfr_iscdi=true