A multi-gigabit CMOS serial link transceiver using jitter tolerant Delay Locked Loop

A multi-gigabit CMOS serial link transceiver is described. To reduce the jitter of the clock, it uses a multiphase Delay Locked Loop(DLL) when it receives the serialized data. The circuit operates with a parallel sampling technique to reduce the speed requirements of the circuits. The analog phase d...

Full description

Saved in:
Bibliographic Details
Main Authors: Byeong-Chun So, Won-Suk Hwang, Soo-Won Kim
Format: Conference Proceeding
Language:English
Subjects:
Charge pumps
Circuits
Clocks
Delay
Detectors
Jitter
Phase detection
Phase locked loops
Sampling methods
Transceivers
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A multi-gigabit CMOS serial link transceiver is described. To reduce the jitter of the clock, it uses a multiphase Delay Locked Loop(DLL) when it receives the serialized data. The circuit operates with a parallel sampling technique to reduce the speed requirements of the circuits. The analog phase detector provides a linear characteristic while deserializing the data with no phase offset. The proposed circuit is designed using 0.25 /spl mu/m CMOS technology. It is capable of recovering data at a speed of 2.5 Gbps.
DOI:10.1109/EDSSC.2003.1283508