Loading…

Planar high performance ring generators

The paper presents enhanced architectures of pseudo-random test pattern generators and on-chip test data decompressors based on ring generators. The new structures are aimed at improving their layout and routing properties while at the same time reducing propagation delays introduced by associated p...

Full description

Saved in:
Bibliographic Details
Main Authors: Mrugalski, G., Mukherjee, N., Rajski, J., Tyszer, J.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The paper presents enhanced architectures of pseudo-random test pattern generators and on-chip test data decompressors based on ring generators. The new structures are aimed at improving their layout and routing properties while at the same time reducing propagation delays introduced by associated phase shifters.
ISSN:1093-0167
2375-1053
DOI:10.1109/VTEST.2004.1299243