A comparative study of programmable realization techniques of multi-valued multi-threshold functions

Four programmable structures have been proposed earlier for realization of multivalued multithreshold (MVMT) functions. Each of these structures consists of repeated modules each of which realizes either a unit step function or a staircase function. Two structures for realization of MVMT functions a...

Full description

Saved in:
Bibliographic Details
Main Authors: Abd-El-Barr, M.N., Choy, H., Jain, A.K., Bolton, R.I.
Format: Conference Proceeding
Language:English
Subjects:
Area measurement
Arithmetic
Charge coupled devices
Delay
Logic circuits
Logic devices
Logic gates
Programmable logic arrays
Semiconductor device measurement
Signal generators
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 381
container_issue
container_start_page 372
container_title
container_volume
creator Abd-El-Barr, M.N.
Choy, H.
Jain, A.K.
Bolton, R.I.
description Four programmable structures have been proposed earlier for realization of multivalued multithreshold (MVMT) functions. Each of these structures consists of repeated modules each of which realizes either a unit step function or a staircase function. Two structures for realization of MVMT functions are introduced which are shown to be superior to existing structures in terms of the chip-pin count needed and the chip area are consumed. A comparative study of three programmable structures is provided in terms of these two measures. The basis for the comparison is the set of four-, six-, and eight-valued three- to six-threshold functions.< >
doi_str_mv 10.1109/ISMVL.1991.130759
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_130759</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>130759</ieee_id><sourcerecordid>130759</sourcerecordid><originalsourceid>FETCH-LOGICAL-i87t-a8681f8056c2ccb5c7e89ecb2b8eef3d6568fb44940ea203ea9fbe7327af70d43</originalsourceid><addsrcrecordid>eNotkM1KAzEcxAMiqLUPoKe8wK7J7maTHEvxo7DiweK1ZJN_3Ej2wyRbqE9vSzuXYeA3cxiEHijJKSXyafP5_tXkVEqa05JwJq_QHRFU1AWtGL1Byxh_yFGMCcb4LTIrrMd-UkEltwcc02wOeLR4CuN3UH2vWg84gPLu70iMA06gu8H9zhBPWD_75LK98jOYS0hdgNiN3mA7D_rUiffo2iofYXnxBdq-PG_Xb1nz8bpZr5rMCZ4yJWpBrSCs1oXWLdMchATdFq0AsKWpWS1sW1WyIqAKUoKStgVeFlxZTkxVLtDjedYBwG4KrlfhsDvfUP4DhyBXAg</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A comparative study of programmable realization techniques of multi-valued multi-threshold functions</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Abd-El-Barr, M.N. ; Choy, H. ; Jain, A.K. ; Bolton, R.I.</creator><creatorcontrib>Abd-El-Barr, M.N. ; Choy, H. ; Jain, A.K. ; Bolton, R.I.</creatorcontrib><description>Four programmable structures have been proposed earlier for realization of multivalued multithreshold (MVMT) functions. Each of these structures consists of repeated modules each of which realizes either a unit step function or a staircase function. Two structures for realization of MVMT functions are introduced which are shown to be superior to existing structures in terms of the chip-pin count needed and the chip area are consumed. A comparative study of three programmable structures is provided in terms of these two measures. The basis for the comparison is the set of four-, six-, and eight-valued three- to six-threshold functions.&lt; &gt;</description><identifier>ISBN: 0818621451</identifier><identifier>ISBN: 9780818621451</identifier><identifier>DOI: 10.1109/ISMVL.1991.130759</identifier><language>eng</language><publisher>IEEE Comput. Soc. Press</publisher><subject>Area measurement ; Arithmetic ; Charge coupled devices ; Delay ; Logic circuits ; Logic devices ; Logic gates ; Programmable logic arrays ; Semiconductor device measurement ; Signal generators</subject><ispartof>[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic, 1991, p.372-381</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/130759$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2052,4036,4037,27902,54895</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/130759$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Abd-El-Barr, M.N.</creatorcontrib><creatorcontrib>Choy, H.</creatorcontrib><creatorcontrib>Jain, A.K.</creatorcontrib><creatorcontrib>Bolton, R.I.</creatorcontrib><title>A comparative study of programmable realization techniques of multi-valued multi-threshold functions</title><title>[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic</title><addtitle>ISMVL</addtitle><description>Four programmable structures have been proposed earlier for realization of multivalued multithreshold (MVMT) functions. Each of these structures consists of repeated modules each of which realizes either a unit step function or a staircase function. Two structures for realization of MVMT functions are introduced which are shown to be superior to existing structures in terms of the chip-pin count needed and the chip area are consumed. A comparative study of three programmable structures is provided in terms of these two measures. The basis for the comparison is the set of four-, six-, and eight-valued three- to six-threshold functions.&lt; &gt;</description><subject>Area measurement</subject><subject>Arithmetic</subject><subject>Charge coupled devices</subject><subject>Delay</subject><subject>Logic circuits</subject><subject>Logic devices</subject><subject>Logic gates</subject><subject>Programmable logic arrays</subject><subject>Semiconductor device measurement</subject><subject>Signal generators</subject><isbn>0818621451</isbn><isbn>9780818621451</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1991</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkM1KAzEcxAMiqLUPoKe8wK7J7maTHEvxo7DiweK1ZJN_3Ej2wyRbqE9vSzuXYeA3cxiEHijJKSXyafP5_tXkVEqa05JwJq_QHRFU1AWtGL1Byxh_yFGMCcb4LTIrrMd-UkEltwcc02wOeLR4CuN3UH2vWg84gPLu70iMA06gu8H9zhBPWD_75LK98jOYS0hdgNiN3mA7D_rUiffo2iofYXnxBdq-PG_Xb1nz8bpZr5rMCZ4yJWpBrSCs1oXWLdMchATdFq0AsKWpWS1sW1WyIqAKUoKStgVeFlxZTkxVLtDjedYBwG4KrlfhsDvfUP4DhyBXAg</recordid><startdate>1991</startdate><enddate>1991</enddate><creator>Abd-El-Barr, M.N.</creator><creator>Choy, H.</creator><creator>Jain, A.K.</creator><creator>Bolton, R.I.</creator><general>IEEE Comput. Soc. Press</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>1991</creationdate><title>A comparative study of programmable realization techniques of multi-valued multi-threshold functions</title><author>Abd-El-Barr, M.N. ; Choy, H. ; Jain, A.K. ; Bolton, R.I.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i87t-a8681f8056c2ccb5c7e89ecb2b8eef3d6568fb44940ea203ea9fbe7327af70d43</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1991</creationdate><topic>Area measurement</topic><topic>Arithmetic</topic><topic>Charge coupled devices</topic><topic>Delay</topic><topic>Logic circuits</topic><topic>Logic devices</topic><topic>Logic gates</topic><topic>Programmable logic arrays</topic><topic>Semiconductor device measurement</topic><topic>Signal generators</topic><toplevel>online_resources</toplevel><creatorcontrib>Abd-El-Barr, M.N.</creatorcontrib><creatorcontrib>Choy, H.</creatorcontrib><creatorcontrib>Jain, A.K.</creatorcontrib><creatorcontrib>Bolton, R.I.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Abd-El-Barr, M.N.</au><au>Choy, H.</au><au>Jain, A.K.</au><au>Bolton, R.I.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A comparative study of programmable realization techniques of multi-valued multi-threshold functions</atitle><btitle>[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic</btitle><stitle>ISMVL</stitle><date>1991</date><risdate>1991</risdate><spage>372</spage><epage>381</epage><pages>372-381</pages><isbn>0818621451</isbn><isbn>9780818621451</isbn><abstract>Four programmable structures have been proposed earlier for realization of multivalued multithreshold (MVMT) functions. Each of these structures consists of repeated modules each of which realizes either a unit step function or a staircase function. Two structures for realization of MVMT functions are introduced which are shown to be superior to existing structures in terms of the chip-pin count needed and the chip area are consumed. A comparative study of three programmable structures is provided in terms of these two measures. The basis for the comparison is the set of four-, six-, and eight-valued three- to six-threshold functions.&lt; &gt;</abstract><pub>IEEE Comput. Soc. Press</pub><doi>10.1109/ISMVL.1991.130759</doi><tpages>10</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 0818621451
ispartof [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic, 1991, p.372-381
issn
language eng
recordid cdi_ieee_primary_130759
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Area measurement
Arithmetic
Charge coupled devices
Delay
Logic circuits
Logic devices
Logic gates
Programmable logic arrays
Semiconductor device measurement
Signal generators
title A comparative study of programmable realization techniques of multi-valued multi-threshold functions
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-19T21%3A12%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20comparative%20study%20of%20programmable%20realization%20techniques%20of%20multi-valued%20multi-threshold%20functions&rft.btitle=%5B1991%5D%20Proceedings%20of%20the%20Twenty-First%20International%20Symposium%20on%20Multiple-Valued%20Logic&rft.au=Abd-El-Barr,%20M.N.&rft.date=1991&rft.spage=372&rft.epage=381&rft.pages=372-381&rft.isbn=0818621451&rft.isbn_list=9780818621451&rft_id=info:doi/10.1109/ISMVL.1991.130759&rft_dat=%3Cieee_6IE%3E130759%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i87t-a8681f8056c2ccb5c7e89ecb2b8eef3d6568fb44940ea203ea9fbe7327af70d43%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=130759&rfr_iscdi=true