FPGA implementation of 4 samples DWT based on the model of pyramidal structural data coding

In this paper, fast algorithm for discrete wavelet transform is analyzed, a signal processing model based on pyramidal structural data coding is described, and an implementation architecture of 4 samples DWT for both decomposition and reconstruction is proposed, in which we put only one filter into...

Full description

Saved in:
Bibliographic Details
Main Authors: Zhenxing Zhang, Jicheng Hu
Format: Conference Proceeding
Language:English
Subjects:
Algorithm design and analysis
Discrete wavelet transforms
Field programmable gate arrays
Filters
Information technology
Partitioning algorithms
Signal analysis
Signal processing
Signal processing algorithms
Wavelet analysis
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, fast algorithm for discrete wavelet transform is analyzed, a signal processing model based on pyramidal structural data coding is described, and an implementation architecture of 4 samples DWT for both decomposition and reconstruction is proposed, in which we put only one filter into use. With the multiplier reuse method and techniques such as bit-moving, basic operation, by the language VHDL on the platform of MAXPLUSII, FPGA simulation and implementation for this architecture are fulfilled. Numerical experiments show that our result can decompose a four-sample discrete signal sequence and then reconstruct it successfully.
DOI:10.1109/CIT.2004.1357296