An optimization approach for SoC FSM verification

Verification is a bottleneck in IC design, and how to do FSM verification is the main part of the problem. A new approach based on digraph theory and mathematical programming, whose target is to verify all the state transitions in the optimized time, is presented in This work. The FSM verification p...

Full description

Saved in:
Bibliographic Details
Main Authors: Wang Zhonghai, Wang Jinxiang, Ye Yizheng
Format: Conference Proceeding
Language:English
Subjects:
Acceleration
Electronics industry
Formal verification
Hardware
Large-scale systems
Mathematical programming
Microelectronics
Power generation
System-on-a-chip
Testing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Verification is a bottleneck in IC design, and how to do FSM verification is the main part of the problem. A new approach based on digraph theory and mathematical programming, whose target is to verify all the state transitions in the optimized time, is presented in This work. The FSM verification path can be generated automatically by this approach and this method has been applied in the C*SOC verification environment, and the experimental result shows the method can accelerate the verification process efficiently.
DOI:10.1109/APCCAS.2004.1412822