A methodology for timing and structural communication refinement in DSP systems

Modern systems become more and more complex and tendency turn to the integration on one single chip: system on chip (SoC). SystemC is proposed as a standardized modeling language intended to enable system level design at multiple abstraction levels for hardware/software systems. This paper describes...

Full description

Saved in:
Bibliographic Details
Main Authors: Thabet, F., Le Goff, J.-B., Coussy, P., Martin, E.
Format: Conference Proceeding
Language:English
Subjects:
Acceleration
Design methodology
Digital signal processing
Digital signal processing chips
Discrete cosine transforms
Hardware
Process design
Signal processing algorithms
Signal synthesis
Timing
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Modern systems become more and more complex and tendency turn to the integration on one single chip: system on chip (SoC). SystemC is proposed as a standardized modeling language intended to enable system level design at multiple abstraction levels for hardware/software systems. This paper describes a method of stepwise communication refinement with SystemC, starting from an algorithmic description and progressively adding implementation details for both data type and timing constraints. We show the effectiveness of our approach with an experiment based on a discrete cosine transform DCT algorithm.
DOI:10.1109/ICM.2004.1434201