Topological interpretation of ladder network formulas

Saved in:
Bibliographic Details
Published in:Proceedings of the IEEE 1966-01, Vol.54 (4), p.700-701
Main Authors: Prabhavati, G., Ramachandran, V.
Format: Article
Language:English
Subjects:
Circuit synthesis
Circuit theory
Impedance
Inspection
Laboratories
Matrices
Network synthesis
Research and development
Resistors
Tree graphs
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c259t-cde424b937cf777269b5078027adf8f60d4931c8cf412610c1d7f2c3151093833
cites
container_end_page 701
container_issue 4
container_start_page 700
container_title Proceedings of the IEEE
container_volume 54
creator Prabhavati, G.
Ramachandran, V.
description
doi_str_mv 10.1109/PROC.1966.4820
format article
fullrecord <record><control><sourceid>crossref_ieee_</sourceid><recordid>TN_cdi_ieee_primary_1446750</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1446750</ieee_id><sourcerecordid>10_1109_PROC_1966_4820</sourcerecordid><originalsourceid>FETCH-LOGICAL-c259t-cde424b937cf777269b5078027adf8f60d4931c8cf412610c1d7f2c3151093833</originalsourceid><addsrcrecordid>eNpFz0tLxDAUBeAgCtbRrRs3_QOt9-adpRRfMDAi47pk0kSqnaYkFfHfO2UEV2dzzoGPkGuEGhHM7cvrpqnRSFlzTeGEFCiErigV8pQUAKgrQ9Gck4ucPwCACckKIrZxikN8750dyn6cfZqSn-3cx7GMoRxs1_lUjn7-jumzDDHtvwabL8lZsEP2V3-5Im8P99vmqVpvHp-bu3XlqDBz5TrPKd8ZplxQSlFpdgKUBqpsF3SQ0HHD0GkXOFKJ4LBTgTqG4uBhmrEVqY-_LsWckw_tlPq9TT8tQrug2wXdLuh2QR8GN8dB773_L3MulQD2C6oRUno</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Topological interpretation of ladder network formulas</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Prabhavati, G. ; Ramachandran, V.</creator><creatorcontrib>Prabhavati, G. ; Ramachandran, V.</creatorcontrib><identifier>ISSN: 0018-9219</identifier><identifier>EISSN: 1558-2256</identifier><identifier>DOI: 10.1109/PROC.1966.4820</identifier><identifier>CODEN: IEEPAD</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuit synthesis ; Circuit theory ; Impedance ; Inspection ; Laboratories ; Matrices ; Network synthesis ; Research and development ; Resistors ; Tree graphs</subject><ispartof>Proceedings of the IEEE, 1966-01, Vol.54 (4), p.700-701</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c259t-cde424b937cf777269b5078027adf8f60d4931c8cf412610c1d7f2c3151093833</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1446750$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids></links><search><creatorcontrib>Prabhavati, G.</creatorcontrib><creatorcontrib>Ramachandran, V.</creatorcontrib><title>Topological interpretation of ladder network formulas</title><title>Proceedings of the IEEE</title><addtitle>JPROC</addtitle><subject>Circuit synthesis</subject><subject>Circuit theory</subject><subject>Impedance</subject><subject>Inspection</subject><subject>Laboratories</subject><subject>Matrices</subject><subject>Network synthesis</subject><subject>Research and development</subject><subject>Resistors</subject><subject>Tree graphs</subject><issn>0018-9219</issn><issn>1558-2256</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1966</creationdate><recordtype>article</recordtype><recordid>eNpFz0tLxDAUBeAgCtbRrRs3_QOt9-adpRRfMDAi47pk0kSqnaYkFfHfO2UEV2dzzoGPkGuEGhHM7cvrpqnRSFlzTeGEFCiErigV8pQUAKgrQ9Gck4ucPwCACckKIrZxikN8750dyn6cfZqSn-3cx7GMoRxs1_lUjn7-jumzDDHtvwabL8lZsEP2V3-5Im8P99vmqVpvHp-bu3XlqDBz5TrPKd8ZplxQSlFpdgKUBqpsF3SQ0HHD0GkXOFKJ4LBTgTqG4uBhmrEVqY-_LsWckw_tlPq9TT8tQrug2wXdLuh2QR8GN8dB773_L3MulQD2C6oRUno</recordid><startdate>19660101</startdate><enddate>19660101</enddate><creator>Prabhavati, G.</creator><creator>Ramachandran, V.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>19660101</creationdate><title>Topological interpretation of ladder network formulas</title><author>Prabhavati, G. ; Ramachandran, V.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c259t-cde424b937cf777269b5078027adf8f60d4931c8cf412610c1d7f2c3151093833</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1966</creationdate><topic>Circuit synthesis</topic><topic>Circuit theory</topic><topic>Impedance</topic><topic>Inspection</topic><topic>Laboratories</topic><topic>Matrices</topic><topic>Network synthesis</topic><topic>Research and development</topic><topic>Resistors</topic><topic>Tree graphs</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Prabhavati, G.</creatorcontrib><creatorcontrib>Ramachandran, V.</creatorcontrib><collection>CrossRef</collection><jtitle>Proceedings of the IEEE</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Prabhavati, G.</au><au>Ramachandran, V.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Topological interpretation of ladder network formulas</atitle><jtitle>Proceedings of the IEEE</jtitle><stitle>JPROC</stitle><date>1966-01-01</date><risdate>1966</risdate><volume>54</volume><issue>4</issue><spage>700</spage><epage>701</epage><pages>700-701</pages><issn>0018-9219</issn><eissn>1558-2256</eissn><coden>IEEPAD</coden><pub>IEEE</pub><doi>10.1109/PROC.1966.4820</doi><tpages>2</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0018-9219
ispartof Proceedings of the IEEE, 1966-01, Vol.54 (4), p.700-701
issn 0018-9219
1558-2256
language eng
recordid cdi_ieee_primary_1446750
source IEEE Electronic Library (IEL) Journals
subjects Circuit synthesis
Circuit theory
Impedance
Inspection
Laboratories
Matrices
Network synthesis
Research and development
Resistors
Tree graphs
title Topological interpretation of ladder network formulas
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T03%3A35%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Topological%20interpretation%20of%20ladder%20network%20formulas&rft.jtitle=Proceedings%20of%20the%20IEEE&rft.au=Prabhavati,%20G.&rft.date=1966-01-01&rft.volume=54&rft.issue=4&rft.spage=700&rft.epage=701&rft.pages=700-701&rft.issn=0018-9219&rft.eissn=1558-2256&rft.coden=IEEPAD&rft_id=info:doi/10.1109/PROC.1966.4820&rft_dat=%3Ccrossref_ieee_%3E10_1109_PROC_1966_4820%3C/crossref_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c259t-cde424b937cf777269b5078027adf8f60d4931c8cf412610c1d7f2c3151093833%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1446750&rfr_iscdi=true