An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation

This paper describes a digital pulsewidth modulator (DPWM) designed for FPGA implementation. A novel multi-output pulsewidth modulation scheme is introduced, as is a frequency calibration method suitable for use on FPGAs. The resulting architecture provides versatile output waveforms with high resol...

Full description

Saved in:
Bibliographic Details
Main Authors: Foley, R.F., Kavanagh, R.C., Marnane, W.P., Egan, M.G.
Format: Conference Proceeding
Language:English
Subjects:
Counting circuits
Delay
Digital modulation
Field programmable gate arrays
Frequency
Power generation
Pulse modulation
Pulse width modulation
Pulsed power supplies
Space vector pulse width modulation
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper describes a digital pulsewidth modulator (DPWM) designed for FPGA implementation. A novel multi-output pulsewidth modulation scheme is introduced, as is a frequency calibration method suitable for use on FPGAs. The resulting architecture provides versatile output waveforms with high resolution, but with a small area requirement.
ISSN:1048-2334
2470-6647
DOI:10.1109/APEC.2005.1453214