Case study of interconnect analysis for standing wave oscillator design

As a result of continuous downscaling CMOS technology, on-chip interconnects play a critical role in high-speed circuit design. In this paper, a geometry based accurate interconnect circuit model is extracted for high-speed circuit design and analysis. This is demonstrated through a 10 GHz standing...

Full description

Saved in:
Bibliographic Details
Main Authors: Meigen Shen, Li-Rong Zheng, Tenhunen, H., Tjukanoff, E., Isoaho, J.
Format: Conference Proceeding
Language:English
Subjects:
Circuit analysis
Circuit synthesis
Clocks
CMOS technology
Frequency
Geometry
Integrated circuit interconnections
Oscillators
Semiconductor device modeling
Solid modeling
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:As a result of continuous downscaling CMOS technology, on-chip interconnects play a critical role in high-speed circuit design. In this paper, a geometry based accurate interconnect circuit model is extracted for high-speed circuit design and analysis. This is demonstrated through a 10 GHz standing wave oscillator (SWO) for global clock distribution. The results show that the skew of the clock is well controlled (about 1ps) while the clock frequency variation is about 20% because power/ground return paths exist in different metal layers. Hence, for high-speed circuits, the interconnect parameters should be predictable according to its geometry in order to avoid design iterations and speed time-to-market. Meanwhile, robust circuit architectures should be adopted for tolerating the parameter variations of interconnects.
ISSN:0271-4302
2158-1525
DOI:10.1109/ISCAS.2005.1464623