Incremental exploration of the combined physical and behavioral design space

• Main Authors: Zhenyu Gu, Jia Wang, Dick, R.R., Hai Zhou
• Format: Conference Proceeding
• Language: English
• Subjects: Algorithm design and analysis; Design automation; Energy consumption; High level synthesis; Integrated circuit interconnections; Logic design; Power system interconnection; Scheduling algorithm; Stability; Very large scale integration
• ISSN: 0738-100X
• DOI: 10.1109/DAC.2005.193802

Achieving design closure is one of the biggest headaches for modern VLSI designers. This problem is exacerbated by high-level design automation tools that ignore increasingly important factors such as the impact of interconnect on the area and power consumption of integrated circuits. Bringing physical information up into the logic level or even behavioral-level stages of system design is essential to solve this problem. In this paper, we present an incremental floorplanning high-level synthesis system. This system integrates high-level and physical design algorithms to concurrently improve a system's schedule, resource binding, and floor-plan, thereby allowing the incremental exploration of the combined behavioral-level and physical-level design space. Compared with previous approaches that repeatedly call loosely coupled floorplanners for physical estimation, this approach has the benefit of efficiency, stability, and better quality of results. For designs containing functional units with non-unity aspect ratios, the average CPU time improved by 369 %, the area improved by 14.24 %, and power improved by 4 %.