Loading…
Design and modelling of a III/V mobile-gate with optical input on a silicon substrate
The co-integration of III/V devices such as InGaAsP PIN diode and an (In)AlAs/In(Ga)As Resonant Tunnelling Diodes with state-of-the-art silicon NMOS transistors is studied. The III/V devices layers are epitaxially grown and fabricated on silicon substrates for the extraction of model parameters. The...
Saved in:
| Main Authors: | , , , , , , , , , , , , , , , |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | 20 |
| container_issue | |
| container_start_page | 17 |
| container_title | |
| container_volume | |
| creator | Prost, W. Kelly, P. Guttzeit, A. Khorenko, V. Khorenko, E. Matiss, A. Driesen, J. Mofor, A.-C. Bakin, A. Poloczek, A. Neumann, S. Stohr, A. Jager, D. McGinnity, M. Schlachetzki, A. Tegude, F.-J. |
| description | The co-integration of III/V devices such as InGaAsP PIN diode and an (In)AlAs/In(Ga)As Resonant Tunnelling Diodes with state-of-the-art silicon NMOS transistors is studied. The III/V devices layers are epitaxially grown and fabricated on silicon substrates for the extraction of model parameters. The performance of a potentially low-cost optical receiver circuit on silicon is simulated using HSPICE up to 10 Gb/s. |
| doi_str_mv | 10.1109/ICIPRM.2005.1517408 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1517408</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1517408</ieee_id><sourcerecordid>1517408</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-c7efea2517b7bf5ed0ef5271b92f5391445e433e72d17d6cb5ef9ba14515ead23</originalsourceid><addsrcrecordid>eNotkG1LwzAUhQMqOOd-wb7kD3TLS9MkH6W-BSaKOL-OpLmpka4tTYf47w04OHAuh-deLgehNSUbSonemtq8vb9sGCFiQwWVJVEXaKWlIllcKU3VJVpkkhWqqvQ1uknpm2RaMrVA-3tIse2x7T0-Dh66LvYtHgK22Biz_cyhix0UrZ0B_8T5Cw_jHBvb4diPpxkPeRWn2MUmT-nk0jxl8hZdBdslWJ19ifaPDx_1c7F7fTL13a6IVIq5aCQEsCw_7aQLAjyBIJikTrMguKZlKaDkHCTzVPqqcQKCdpaWggqwnvElWv_fjQBwGKd4tNPv4dwC_wNl21Fu</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Design and modelling of a III/V mobile-gate with optical input on a silicon substrate</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Prost, W. ; Kelly, P. ; Guttzeit, A. ; Khorenko, V. ; Khorenko, E. ; Matiss, A. ; Driesen, J. ; Mofor, A.-C. ; Bakin, A. ; Poloczek, A. ; Neumann, S. ; Stohr, A. ; Jager, D. ; McGinnity, M. ; Schlachetzki, A. ; Tegude, F.-J.</creator><creatorcontrib>Prost, W. ; Kelly, P. ; Guttzeit, A. ; Khorenko, V. ; Khorenko, E. ; Matiss, A. ; Driesen, J. ; Mofor, A.-C. ; Bakin, A. ; Poloczek, A. ; Neumann, S. ; Stohr, A. ; Jager, D. ; McGinnity, M. ; Schlachetzki, A. ; Tegude, F.-J.</creatorcontrib><description>The co-integration of III/V devices such as InGaAsP PIN diode and an (In)AlAs/In(Ga)As Resonant Tunnelling Diodes with state-of-the-art silicon NMOS transistors is studied. The III/V devices layers are epitaxially grown and fabricated on silicon substrates for the extraction of model parameters. The performance of a potentially low-cost optical receiver circuit on silicon is simulated using HSPICE up to 10 Gb/s.</description><identifier>ISSN: 1092-8669</identifier><identifier>ISBN: 9780780388918</identifier><identifier>ISBN: 0780388917</identifier><identifier>DOI: 10.1109/ICIPRM.2005.1517408</identifier><language>eng</language><publisher>IEEE</publisher><subject>Circuits ; HEMTs ; MODFETs ; Optical design ; Optical modulation ; Optical receivers ; Schottky diodes ; Semiconductor diodes ; Silicon ; Substrates</subject><ispartof>International Conference on Indium Phosphide and Related Materials, 2005, 2005, p.17-20</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1517408$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,4048,4049,27924,54554,54919,54931</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1517408$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Prost, W.</creatorcontrib><creatorcontrib>Kelly, P.</creatorcontrib><creatorcontrib>Guttzeit, A.</creatorcontrib><creatorcontrib>Khorenko, V.</creatorcontrib><creatorcontrib>Khorenko, E.</creatorcontrib><creatorcontrib>Matiss, A.</creatorcontrib><creatorcontrib>Driesen, J.</creatorcontrib><creatorcontrib>Mofor, A.-C.</creatorcontrib><creatorcontrib>Bakin, A.</creatorcontrib><creatorcontrib>Poloczek, A.</creatorcontrib><creatorcontrib>Neumann, S.</creatorcontrib><creatorcontrib>Stohr, A.</creatorcontrib><creatorcontrib>Jager, D.</creatorcontrib><creatorcontrib>McGinnity, M.</creatorcontrib><creatorcontrib>Schlachetzki, A.</creatorcontrib><creatorcontrib>Tegude, F.-J.</creatorcontrib><title>Design and modelling of a III/V mobile-gate with optical input on a silicon substrate</title><title>International Conference on Indium Phosphide and Related Materials, 2005</title><addtitle>ICIPRM</addtitle><description>The co-integration of III/V devices such as InGaAsP PIN diode and an (In)AlAs/In(Ga)As Resonant Tunnelling Diodes with state-of-the-art silicon NMOS transistors is studied. The III/V devices layers are epitaxially grown and fabricated on silicon substrates for the extraction of model parameters. The performance of a potentially low-cost optical receiver circuit on silicon is simulated using HSPICE up to 10 Gb/s.</description><subject>Circuits</subject><subject>HEMTs</subject><subject>MODFETs</subject><subject>Optical design</subject><subject>Optical modulation</subject><subject>Optical receivers</subject><subject>Schottky diodes</subject><subject>Semiconductor diodes</subject><subject>Silicon</subject><subject>Substrates</subject><issn>1092-8669</issn><isbn>9780780388918</isbn><isbn>0780388917</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotkG1LwzAUhQMqOOd-wb7kD3TLS9MkH6W-BSaKOL-OpLmpka4tTYf47w04OHAuh-deLgehNSUbSonemtq8vb9sGCFiQwWVJVEXaKWlIllcKU3VJVpkkhWqqvQ1uknpm2RaMrVA-3tIse2x7T0-Dh66LvYtHgK22Biz_cyhix0UrZ0B_8T5Cw_jHBvb4diPpxkPeRWn2MUmT-nk0jxl8hZdBdslWJ19ifaPDx_1c7F7fTL13a6IVIq5aCQEsCw_7aQLAjyBIJikTrMguKZlKaDkHCTzVPqqcQKCdpaWggqwnvElWv_fjQBwGKd4tNPv4dwC_wNl21Fu</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Prost, W.</creator><creator>Kelly, P.</creator><creator>Guttzeit, A.</creator><creator>Khorenko, V.</creator><creator>Khorenko, E.</creator><creator>Matiss, A.</creator><creator>Driesen, J.</creator><creator>Mofor, A.-C.</creator><creator>Bakin, A.</creator><creator>Poloczek, A.</creator><creator>Neumann, S.</creator><creator>Stohr, A.</creator><creator>Jager, D.</creator><creator>McGinnity, M.</creator><creator>Schlachetzki, A.</creator><creator>Tegude, F.-J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Design and modelling of a III/V mobile-gate with optical input on a silicon substrate</title><author>Prost, W. ; Kelly, P. ; Guttzeit, A. ; Khorenko, V. ; Khorenko, E. ; Matiss, A. ; Driesen, J. ; Mofor, A.-C. ; Bakin, A. ; Poloczek, A. ; Neumann, S. ; Stohr, A. ; Jager, D. ; McGinnity, M. ; Schlachetzki, A. ; Tegude, F.-J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-c7efea2517b7bf5ed0ef5271b92f5391445e433e72d17d6cb5ef9ba14515ead23</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Circuits</topic><topic>HEMTs</topic><topic>MODFETs</topic><topic>Optical design</topic><topic>Optical modulation</topic><topic>Optical receivers</topic><topic>Schottky diodes</topic><topic>Semiconductor diodes</topic><topic>Silicon</topic><topic>Substrates</topic><toplevel>online_resources</toplevel><creatorcontrib>Prost, W.</creatorcontrib><creatorcontrib>Kelly, P.</creatorcontrib><creatorcontrib>Guttzeit, A.</creatorcontrib><creatorcontrib>Khorenko, V.</creatorcontrib><creatorcontrib>Khorenko, E.</creatorcontrib><creatorcontrib>Matiss, A.</creatorcontrib><creatorcontrib>Driesen, J.</creatorcontrib><creatorcontrib>Mofor, A.-C.</creatorcontrib><creatorcontrib>Bakin, A.</creatorcontrib><creatorcontrib>Poloczek, A.</creatorcontrib><creatorcontrib>Neumann, S.</creatorcontrib><creatorcontrib>Stohr, A.</creatorcontrib><creatorcontrib>Jager, D.</creatorcontrib><creatorcontrib>McGinnity, M.</creatorcontrib><creatorcontrib>Schlachetzki, A.</creatorcontrib><creatorcontrib>Tegude, F.-J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Prost, W.</au><au>Kelly, P.</au><au>Guttzeit, A.</au><au>Khorenko, V.</au><au>Khorenko, E.</au><au>Matiss, A.</au><au>Driesen, J.</au><au>Mofor, A.-C.</au><au>Bakin, A.</au><au>Poloczek, A.</au><au>Neumann, S.</au><au>Stohr, A.</au><au>Jager, D.</au><au>McGinnity, M.</au><au>Schlachetzki, A.</au><au>Tegude, F.-J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Design and modelling of a III/V mobile-gate with optical input on a silicon substrate</atitle><btitle>International Conference on Indium Phosphide and Related Materials, 2005</btitle><stitle>ICIPRM</stitle><date>2005</date><risdate>2005</risdate><spage>17</spage><epage>20</epage><pages>17-20</pages><issn>1092-8669</issn><isbn>9780780388918</isbn><isbn>0780388917</isbn><abstract>The co-integration of III/V devices such as InGaAsP PIN diode and an (In)AlAs/In(Ga)As Resonant Tunnelling Diodes with state-of-the-art silicon NMOS transistors is studied. The III/V devices layers are epitaxially grown and fabricated on silicon substrates for the extraction of model parameters. The performance of a potentially low-cost optical receiver circuit on silicon is simulated using HSPICE up to 10 Gb/s.</abstract><pub>IEEE</pub><doi>10.1109/ICIPRM.2005.1517408</doi><tpages>4</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1092-8669 |
| ispartof | International Conference on Indium Phosphide and Related Materials, 2005, 2005, p.17-20 |
| issn | 1092-8669 |
| language | eng |
| recordid | cdi_ieee_primary_1517408 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Circuits HEMTs MODFETs Optical design Optical modulation Optical receivers Schottky diodes Semiconductor diodes Silicon Substrates |
| title | Design and modelling of a III/V mobile-gate with optical input on a silicon substrate |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T00%3A17%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Design%20and%20modelling%20of%20a%20III/V%20mobile-gate%20with%20optical%20input%20on%20a%20silicon%20substrate&rft.btitle=International%20Conference%20on%20Indium%20Phosphide%20and%20Related%20Materials,%202005&rft.au=Prost,%20W.&rft.date=2005&rft.spage=17&rft.epage=20&rft.pages=17-20&rft.issn=1092-8669&rft.isbn=9780780388918&rft.isbn_list=0780388917&rft_id=info:doi/10.1109/ICIPRM.2005.1517408&rft_dat=%3Cieee_6IE%3E1517408%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-c7efea2517b7bf5ed0ef5271b92f5391445e433e72d17d6cb5ef9ba14515ead23%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1517408&rfr_iscdi=true |