Ultra low power fault tolerant neural inspired CMOS logic

We present a new defect/fault tolerant ultra low power CMOS circuit exploiting low level redundancy. We show that wiring and transistors may be damaged while the functionality is still kept. We also demonstrate a new full adder based on the basic building block, capable of sub fJ power-delay-product...

Full description

Saved in:
Bibliographic Details
Main Authors: Aunet, S., Beiu, V.
Format: Conference Proceeding
Language:English
Subjects:
Adders
CMOS logic circuits
CMOS technology
Energy consumption
Fault tolerance
Informatics
MOSFETs
Redundancy
Semiconductor device measurement
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We present a new defect/fault tolerant ultra low power CMOS circuit exploiting low level redundancy. We show that wiring and transistors may be damaged while the functionality is still kept. We also demonstrate a new full adder based on the basic building block, capable of sub fJ power-delay-product for supply voltages below 100 mV, in a 120 nm process. The power-delay-product is reduced by about 50 % compared to the best previously published FA based on a 6 transistor reconfigurable subthreshold NOR-3, MAJ-3, NAND-3 circuit. Transistors are exploited as four terminal devices operating in subthreshold and DC characteristics for a threshold element is demonstrated by chip measurements.
ISSN:2161-4393
2161-4407
DOI:10.1109/IJCNN.2005.1556376