Microprocessor silicon debug based on failure propagation tracing

As the complexity of microprocessors increases, the design and bring-up times have significantly increased, negatively impacting the time-to-market (TTM) requirements. In this paper, a backtracing methodology for identifying the root cause of functional failures on the UltraSPARCtrade family of proc...

Full description

Saved in:
Bibliographic Details
Main Authors: Caty, O., Dahlgren, P., Bayraktaroglu, I.
Format: Conference Proceeding
Language:English
Subjects:
Clocks
Frequency
Logic devices
Logic testing
Manufacturing
Microprocessors
Silicon
Sun
Timing
Voltage
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 293
container_issue
container_start_page 10 pp.
container_title
container_volume
creator Caty, O.
Dahlgren, P.
Bayraktaroglu, I.
description As the complexity of microprocessors increases, the design and bring-up times have significantly increased, negatively impacting the time-to-market (TTM) requirements. In this paper, a backtracing methodology for identifying the root cause of functional failures on the UltraSPARCtrade family of processors is presented. Data provided by a scan dump analysis methodology is linked not only to the design database but also to the failing test in order to isolate one or several candidates for further analysis
doi_str_mv 10.1109/TEST.2005.1583986
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1583986</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1583986</ieee_id><sourcerecordid>1583986</sourcerecordid><originalsourceid>FETCH-LOGICAL-i90t-c08f2d1ff7c21008154cbff8b265caed67080fa713a0754c6771deda756419fc3</originalsourceid><addsrcrecordid>eNotT8lqwzAUFF2gbpoPKL34B-S-J0XbMYR0gZQe6nuQtRgVNzaSc-jf19DAwDALA0PII0KDCOa53X-1DQMQDQrNjZZXpGJcacqYgGuyNkrDAm6Aa3lDKgRtKBfc3JH7Ur4BGAgGFdl-JJfHKY8ulDLmuqQhufFU-9Cd-7qzJfh6kdGm4ZxDvRQn29s5Ld6crUun_oHcRjuUsL7wirQv-3b3Rg-fr--77YEmAzN1oCPzGKNyDAE0io3rYtQdk8LZ4KUCDdEq5BbUkkml0AdvlZAbNNHxFXn6n00hhOOU04_Nv8fLef4HlIdMbA</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Microprocessor silicon debug based on failure propagation tracing</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Caty, O. ; Dahlgren, P. ; Bayraktaroglu, I.</creator><creatorcontrib>Caty, O. ; Dahlgren, P. ; Bayraktaroglu, I.</creatorcontrib><description>As the complexity of microprocessors increases, the design and bring-up times have significantly increased, negatively impacting the time-to-market (TTM) requirements. In this paper, a backtracing methodology for identifying the root cause of functional failures on the UltraSPARCtrade family of processors is presented. Data provided by a scan dump analysis methodology is linked not only to the design database but also to the failing test in order to isolate one or several candidates for further analysis</description><identifier>ISSN: 1089-3539</identifier><identifier>ISBN: 9780780390386</identifier><identifier>ISBN: 0780390385</identifier><identifier>EISSN: 2378-2250</identifier><identifier>DOI: 10.1109/TEST.2005.1583986</identifier><language>eng</language><publisher>IEEE</publisher><subject>Clocks ; Frequency ; Logic devices ; Logic testing ; Manufacturing ; Microprocessors ; Silicon ; Sun ; Timing ; Voltage</subject><ispartof>IEEE International Conference on Test, 2005, 2005, p.10 pp.-293</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1583986$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1583986$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Caty, O.</creatorcontrib><creatorcontrib>Dahlgren, P.</creatorcontrib><creatorcontrib>Bayraktaroglu, I.</creatorcontrib><title>Microprocessor silicon debug based on failure propagation tracing</title><title>IEEE International Conference on Test, 2005</title><addtitle>TEST</addtitle><description>As the complexity of microprocessors increases, the design and bring-up times have significantly increased, negatively impacting the time-to-market (TTM) requirements. In this paper, a backtracing methodology for identifying the root cause of functional failures on the UltraSPARCtrade family of processors is presented. Data provided by a scan dump analysis methodology is linked not only to the design database but also to the failing test in order to isolate one or several candidates for further analysis</description><subject>Clocks</subject><subject>Frequency</subject><subject>Logic devices</subject><subject>Logic testing</subject><subject>Manufacturing</subject><subject>Microprocessors</subject><subject>Silicon</subject><subject>Sun</subject><subject>Timing</subject><subject>Voltage</subject><issn>1089-3539</issn><issn>2378-2250</issn><isbn>9780780390386</isbn><isbn>0780390385</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotT8lqwzAUFF2gbpoPKL34B-S-J0XbMYR0gZQe6nuQtRgVNzaSc-jf19DAwDALA0PII0KDCOa53X-1DQMQDQrNjZZXpGJcacqYgGuyNkrDAm6Aa3lDKgRtKBfc3JH7Ur4BGAgGFdl-JJfHKY8ulDLmuqQhufFU-9Cd-7qzJfh6kdGm4ZxDvRQn29s5Ld6crUun_oHcRjuUsL7wirQv-3b3Rg-fr--77YEmAzN1oCPzGKNyDAE0io3rYtQdk8LZ4KUCDdEq5BbUkkml0AdvlZAbNNHxFXn6n00hhOOU04_Nv8fLef4HlIdMbA</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Caty, O.</creator><creator>Dahlgren, P.</creator><creator>Bayraktaroglu, I.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2005</creationdate><title>Microprocessor silicon debug based on failure propagation tracing</title><author>Caty, O. ; Dahlgren, P. ; Bayraktaroglu, I.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i90t-c08f2d1ff7c21008154cbff8b265caed67080fa713a0754c6771deda756419fc3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Clocks</topic><topic>Frequency</topic><topic>Logic devices</topic><topic>Logic testing</topic><topic>Manufacturing</topic><topic>Microprocessors</topic><topic>Silicon</topic><topic>Sun</topic><topic>Timing</topic><topic>Voltage</topic><toplevel>online_resources</toplevel><creatorcontrib>Caty, O.</creatorcontrib><creatorcontrib>Dahlgren, P.</creatorcontrib><creatorcontrib>Bayraktaroglu, I.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library Online</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Caty, O.</au><au>Dahlgren, P.</au><au>Bayraktaroglu, I.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Microprocessor silicon debug based on failure propagation tracing</atitle><btitle>IEEE International Conference on Test, 2005</btitle><stitle>TEST</stitle><date>2005</date><risdate>2005</risdate><spage>10 pp.</spage><epage>293</epage><pages>10 pp.-293</pages><issn>1089-3539</issn><eissn>2378-2250</eissn><isbn>9780780390386</isbn><isbn>0780390385</isbn><abstract>As the complexity of microprocessors increases, the design and bring-up times have significantly increased, negatively impacting the time-to-market (TTM) requirements. In this paper, a backtracing methodology for identifying the root cause of functional failures on the UltraSPARCtrade family of processors is presented. Data provided by a scan dump analysis methodology is linked not only to the design database but also to the failing test in order to isolate one or several candidates for further analysis</abstract><pub>IEEE</pub><doi>10.1109/TEST.2005.1583986</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1089-3539
ispartof IEEE International Conference on Test, 2005, 2005, p.10 pp.-293
issn 1089-3539
2378-2250
language eng
recordid cdi_ieee_primary_1583986
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Clocks
Frequency
Logic devices
Logic testing
Manufacturing
Microprocessors
Silicon
Sun
Timing
Voltage
title Microprocessor silicon debug based on failure propagation tracing
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T16%3A45%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Microprocessor%20silicon%20debug%20based%20on%20failure%20propagation%20tracing&rft.btitle=IEEE%20International%20Conference%20on%20Test,%202005&rft.au=Caty,%20O.&rft.date=2005&rft.spage=10%20pp.&rft.epage=293&rft.pages=10%20pp.-293&rft.issn=1089-3539&rft.eissn=2378-2250&rft.isbn=9780780390386&rft.isbn_list=0780390385&rft_id=info:doi/10.1109/TEST.2005.1583986&rft_dat=%3Cieee_6IE%3E1583986%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i90t-c08f2d1ff7c21008154cbff8b265caed67080fa713a0754c6771deda756419fc3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1583986&rfr_iscdi=true