Electrical debugging of synchronous MOS VLSI circuits exploiting analysis of the intended logic behaviour

This paper discusses the kernel implementation issues of a new and more formal approach to electrical verification. Rule based analysis of the transistor network is applied to derive the signal flow direction and to identify control and state nodes. Symbolic analysis of Boolean expressions, capturin...

Full description

Saved in:
Bibliographic Details
Main Authors: Bolsens, I., De Rammelaere, W., Claesen, L., De Man, H.
Format: Conference Proceeding
Language:English
Subjects:
Circuit analysis
Clocks
CMOS logic circuits
Debugging
Hardware > Hardware validation > Functional verification > Simulation and emulation
Hardware > Integrated circuits > Logic circuits
Hardware > Very large scale integration design
Information systems > Information systems applications
Information systems > Information systems applications > Decision support systems > Expert systems
Logic circuits
Logic design
Permission
Steady-state
Switches
Very large scale integration
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper discusses the kernel implementation issues of a new and more formal approach to electrical verification. Rule based analysis of the transistor network is applied to derive the signal flow direction and to identify control and state nodes. Symbolic analysis of Boolean expressions, capturing all aspects of switch level networks, allows to take into account the logical structure of the network and its environment during verification and guarantees more relevant error reports. The application of the proposed strategy on real life examples, demonstrates its usefulness and allows for a realistic evaluation of the tool.
ISSN:0738-100X
DOI:10.1145/74382.74468