Loading…
A multi-thread processor architecture based on the continuation model
We are developing the Fuce processor based on the dataflow computing model. Fuce means fusion of communication and execution. In order to execute many threads with multiple thread execution units efficiently, the Fuce processor executes multiple threads using the exclusive multi-thread execution mod...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Conference Proceeding |
| Language: | English |
| Subjects: | |
| Online Access: | Request full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| cited_by | |
|---|---|
| cites | |
| container_end_page | |
| container_issue | |
| container_start_page | 8 pp. |
| container_title | |
| container_volume | |
| creator | Matsuzaki, T. Amamiya, S. Izumi, M. Amamiya, M. |
| description | We are developing the Fuce processor based on the dataflow computing model. Fuce means fusion of communication and execution. In order to execute many threads with multiple thread execution units efficiently, the Fuce processor executes multiple threads using the exclusive multi-thread execution model. The core concept of the exclusive multi-thread execution model is continuation based multi-thread execution, which is derived from dataflow computing. The Fuce processor aims to fuse the intra-processor execution and inter-processor communication. The Fuce processor unifies processing inside the processor and communication with processors outside as events, and executes the event as a thread. In this paper, we introduce the architecture of the Fuce processor and evaluate the concurrency performance of a Fuce processor which we described in VHDL. As a result, we understood that the processor has concurrency capability when there is sufficient thread level parallelism. |
| doi_str_mv | 10.1109/IWIA.2005.22 |
| format | conference_proceeding |
| fullrecord | <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1587829</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1587829</ieee_id><sourcerecordid>1587829</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-3edf68c18959ab33ec58d1fed2a3686f1eadc0cb494f2da49fb7d482097992573</originalsourceid><addsrcrecordid>eNotjstKxDAUQIMPcGZ0585NfqA1uUmaZFmGUQsDbhSXQ5rc0kgfQ5ou_HsHdHXgLA6HkEfOSs6ZfW6-mroExlQJcEU2UEkoJOfmmmyZrqwCaYS8IRuuhC4EgLgj22X5ZgwYF3pDDjUd1yHHIvcJXaDnNHtcljlRl3wfM_q8JqStWzDQeaK5R-rnKcdpdTlexDgHHO7JbeeGBR_-uSOfL4eP_VtxfH9t9vWxiFyrXAgMXWU8N1ZZ1wqBXpnAOwzgRGWqjl8OPPOttLKD4KTtWh2kAWa1taC02JGnv25ExNM5xdGlnxNXRhuw4hcty0xW</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A multi-thread processor architecture based on the continuation model</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Matsuzaki, T. ; Amamiya, S. ; Izumi, M. ; Amamiya, M.</creator><creatorcontrib>Matsuzaki, T. ; Amamiya, S. ; Izumi, M. ; Amamiya, M.</creatorcontrib><description>We are developing the Fuce processor based on the dataflow computing model. Fuce means fusion of communication and execution. In order to execute many threads with multiple thread execution units efficiently, the Fuce processor executes multiple threads using the exclusive multi-thread execution model. The core concept of the exclusive multi-thread execution model is continuation based multi-thread execution, which is derived from dataflow computing. The Fuce processor aims to fuse the intra-processor execution and inter-processor communication. The Fuce processor unifies processing inside the processor and communication with processors outside as events, and executes the event as a thread. In this paper, we introduce the architecture of the Fuce processor and evaluate the concurrency performance of a Fuce processor which we described in VHDL. As a result, we understood that the processor has concurrency capability when there is sufficient thread level parallelism.</description><identifier>ISSN: 1537-3223</identifier><identifier>ISBN: 0769524834</identifier><identifier>ISBN: 9780769524832</identifier><identifier>EISSN: 2642-4118</identifier><identifier>DOI: 10.1109/IWIA.2005.22</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Concurrent computing ; Fuses ; Hardware ; Information science ; Manufacturing processes ; Parallel processing ; Semiconductor device manufacture ; Throughput ; Yarn</subject><ispartof>Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05), 2005, p.8 pp.</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1587829$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1587829$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Matsuzaki, T.</creatorcontrib><creatorcontrib>Amamiya, S.</creatorcontrib><creatorcontrib>Izumi, M.</creatorcontrib><creatorcontrib>Amamiya, M.</creatorcontrib><title>A multi-thread processor architecture based on the continuation model</title><title>Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)</title><addtitle>IWIA</addtitle><description>We are developing the Fuce processor based on the dataflow computing model. Fuce means fusion of communication and execution. In order to execute many threads with multiple thread execution units efficiently, the Fuce processor executes multiple threads using the exclusive multi-thread execution model. The core concept of the exclusive multi-thread execution model is continuation based multi-thread execution, which is derived from dataflow computing. The Fuce processor aims to fuse the intra-processor execution and inter-processor communication. The Fuce processor unifies processing inside the processor and communication with processors outside as events, and executes the event as a thread. In this paper, we introduce the architecture of the Fuce processor and evaluate the concurrency performance of a Fuce processor which we described in VHDL. As a result, we understood that the processor has concurrency capability when there is sufficient thread level parallelism.</description><subject>Computer architecture</subject><subject>Concurrent computing</subject><subject>Fuses</subject><subject>Hardware</subject><subject>Information science</subject><subject>Manufacturing processes</subject><subject>Parallel processing</subject><subject>Semiconductor device manufacture</subject><subject>Throughput</subject><subject>Yarn</subject><issn>1537-3223</issn><issn>2642-4118</issn><isbn>0769524834</isbn><isbn>9780769524832</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2005</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotjstKxDAUQIMPcGZ0585NfqA1uUmaZFmGUQsDbhSXQ5rc0kgfQ5ou_HsHdHXgLA6HkEfOSs6ZfW6-mroExlQJcEU2UEkoJOfmmmyZrqwCaYS8IRuuhC4EgLgj22X5ZgwYF3pDDjUd1yHHIvcJXaDnNHtcljlRl3wfM_q8JqStWzDQeaK5R-rnKcdpdTlexDgHHO7JbeeGBR_-uSOfL4eP_VtxfH9t9vWxiFyrXAgMXWU8N1ZZ1wqBXpnAOwzgRGWqjl8OPPOttLKD4KTtWh2kAWa1taC02JGnv25ExNM5xdGlnxNXRhuw4hcty0xW</recordid><startdate>2005</startdate><enddate>2005</enddate><creator>Matsuzaki, T.</creator><creator>Amamiya, S.</creator><creator>Izumi, M.</creator><creator>Amamiya, M.</creator><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>2005</creationdate><title>A multi-thread processor architecture based on the continuation model</title><author>Matsuzaki, T. ; Amamiya, S. ; Izumi, M. ; Amamiya, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-3edf68c18959ab33ec58d1fed2a3686f1eadc0cb494f2da49fb7d482097992573</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2005</creationdate><topic>Computer architecture</topic><topic>Concurrent computing</topic><topic>Fuses</topic><topic>Hardware</topic><topic>Information science</topic><topic>Manufacturing processes</topic><topic>Parallel processing</topic><topic>Semiconductor device manufacture</topic><topic>Throughput</topic><topic>Yarn</topic><toplevel>online_resources</toplevel><creatorcontrib>Matsuzaki, T.</creatorcontrib><creatorcontrib>Amamiya, S.</creatorcontrib><creatorcontrib>Izumi, M.</creatorcontrib><creatorcontrib>Amamiya, M.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEL</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Matsuzaki, T.</au><au>Amamiya, S.</au><au>Izumi, M.</au><au>Amamiya, M.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A multi-thread processor architecture based on the continuation model</atitle><btitle>Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)</btitle><stitle>IWIA</stitle><date>2005</date><risdate>2005</risdate><spage>8 pp.</spage><pages>8 pp.-</pages><issn>1537-3223</issn><eissn>2642-4118</eissn><isbn>0769524834</isbn><isbn>9780769524832</isbn><abstract>We are developing the Fuce processor based on the dataflow computing model. Fuce means fusion of communication and execution. In order to execute many threads with multiple thread execution units efficiently, the Fuce processor executes multiple threads using the exclusive multi-thread execution model. The core concept of the exclusive multi-thread execution model is continuation based multi-thread execution, which is derived from dataflow computing. The Fuce processor aims to fuse the intra-processor execution and inter-processor communication. The Fuce processor unifies processing inside the processor and communication with processors outside as events, and executes the event as a thread. In this paper, we introduce the architecture of the Fuce processor and evaluate the concurrency performance of a Fuce processor which we described in VHDL. As a result, we understood that the processor has concurrency capability when there is sufficient thread level parallelism.</abstract><pub>IEEE</pub><doi>10.1109/IWIA.2005.22</doi></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1537-3223 |
| ispartof | Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05), 2005, p.8 pp. |
| issn | 1537-3223 2642-4118 |
| language | eng |
| recordid | cdi_ieee_primary_1587829 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Computer architecture Concurrent computing Fuses Hardware Information science Manufacturing processes Parallel processing Semiconductor device manufacture Throughput Yarn |
| title | A multi-thread processor architecture based on the continuation model |
| url | http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T09%3A04%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20multi-thread%20processor%20architecture%20based%20on%20the%20continuation%20model&rft.btitle=Innovative%20Architecture%20for%20Future%20Generation%20High-Performance%20Processors%20and%20Systems%20(IWIA'05)&rft.au=Matsuzaki,%20T.&rft.date=2005&rft.spage=8%20pp.&rft.pages=8%20pp.-&rft.issn=1537-3223&rft.eissn=2642-4118&rft.isbn=0769524834&rft.isbn_list=9780769524832&rft_id=info:doi/10.1109/IWIA.2005.22&rft_dat=%3Cieee_6IE%3E1587829%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-3edf68c18959ab33ec58d1fed2a3686f1eadc0cb494f2da49fb7d482097992573%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1587829&rfr_iscdi=true |