Surfing interconnect

We present a novel approach to long-wire signalling. We use the traditional division of long wires into buffered segments, but the delay of each buffer is modulated by signals derived from a timing chain. This creates a circuit element whose timing behaviour is between that of an inverter and that o...

Full description

Saved in:
Bibliographic Details
Main Authors: Greenstreet, M.R., Jihong Ren
Format: Conference Proceeding
Language:English
Subjects:
Clocks
Delay
Integrated circuit interconnections
Inverters
Latches
Pipeline processing
Power system interconnection
System-on-a-chip
Timing
Wire
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:We present a novel approach to long-wire signalling. We use the traditional division of long wires into buffered segments, but the delay of each buffer is modulated by signals derived from a timing chain. This creates a circuit element whose timing behaviour is between that of an inverter and that of a latch. We call these "soft latches". We demonstrate the advantages of our approach by comparing it with synchronous and asynchronous interconnect pipelining. We present results from HSPICE simulations to evaluate the robustness of our circuits
ISSN:1522-8681
DOI:10.1109/ASYNC.2006.28