Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures

Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Corr...

Full description

Saved in:
Bibliographic Details
Main Authors: Meixner, A., Sorin, D.J.
Format: Conference Proceeding
Language:English
Subjects:
Computer architecture
Computer networks
Computer science
Intelligent networks
Maintenance engineering
Microprocessors
Read-write memory
Registers
Software systems
Yarn
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 82
container_issue
container_start_page 73
container_title
container_volume
creator Meixner, A.
Sorin, D.J.
description Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture and experimentally evaluate its performance using full-system simulation of commercial workloads
doi_str_mv 10.1109/DSN.2006.29
format conference_proceeding
fullrecord <record><control><sourceid>ieee_CHZPO</sourceid><recordid>TN_cdi_ieee_primary_1633497</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1633497</ieee_id><sourcerecordid>1633497</sourcerecordid><originalsourceid>FETCH-LOGICAL-i175t-5b3776176b5899048d6a3ea7523747ccfdd5c0c0be35682b2c9fd5389717820e3</originalsourceid><addsrcrecordid>eNotjLtOwzAUQC0eEqF0YmTxDyT4EfvaY5VSQGph4LFWjnOjGDVJ5bhD_p5KcJazHB1C7jkrOGf2cf3xVgjGdCHsBckEVyaXVsAluWWgrRKaAb8iGVeS5cwYe0OW0_TDzkhbcmkz4tbz4Prg6TfG0AbvUhgHOrZ0h_0YZ1qNwxSmhIOfaRho5XyHeTV2GHFIdHc6pJC6iK7B5tz2x1PCSFfRdyGhT6eI0x25bt1hwuW_F-Rr8_RZveTb9-fXarXNAweVclVLAM1B18pYy0rTaCfRgRISSvC-bRrlmWc1SqWNqIW3baOkscDBCIZyQR7-vgER98cYehfnPddSlhbkL6lwViM</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures</title><source>IEEE Xplore All Conference Series</source><creator>Meixner, A. ; Sorin, D.J.</creator><creatorcontrib>Meixner, A. ; Sorin, D.J.</creatorcontrib><description>Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture and experimentally evaluate its performance using full-system simulation of commercial workloads</description><identifier>ISSN: 1530-0889</identifier><identifier>ISBN: 0769526071</identifier><identifier>ISBN: 9780769526072</identifier><identifier>EISSN: 2158-3927</identifier><identifier>DOI: 10.1109/DSN.2006.29</identifier><language>eng</language><publisher>IEEE</publisher><subject>Computer architecture ; Computer networks ; Computer science ; Intelligent networks ; Maintenance engineering ; Microprocessors ; Read-write memory ; Registers ; Software systems ; Yarn</subject><ispartof>International Conference on Dependable Systems and Networks (DSN'06), 2006, p.73-82</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1633497$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2058,4050,4051,27925,54555,54920,54932</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1633497$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Meixner, A.</creatorcontrib><creatorcontrib>Sorin, D.J.</creatorcontrib><title>Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures</title><title>International Conference on Dependable Systems and Networks (DSN'06)</title><addtitle>DSN</addtitle><description>Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture and experimentally evaluate its performance using full-system simulation of commercial workloads</description><subject>Computer architecture</subject><subject>Computer networks</subject><subject>Computer science</subject><subject>Intelligent networks</subject><subject>Maintenance engineering</subject><subject>Microprocessors</subject><subject>Read-write memory</subject><subject>Registers</subject><subject>Software systems</subject><subject>Yarn</subject><issn>1530-0889</issn><issn>2158-3927</issn><isbn>0769526071</isbn><isbn>9780769526072</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNotjLtOwzAUQC0eEqF0YmTxDyT4EfvaY5VSQGph4LFWjnOjGDVJ5bhD_p5KcJazHB1C7jkrOGf2cf3xVgjGdCHsBckEVyaXVsAluWWgrRKaAb8iGVeS5cwYe0OW0_TDzkhbcmkz4tbz4Prg6TfG0AbvUhgHOrZ0h_0YZ1qNwxSmhIOfaRho5XyHeTV2GHFIdHc6pJC6iK7B5tz2x1PCSFfRdyGhT6eI0x25bt1hwuW_F-Rr8_RZveTb9-fXarXNAweVclVLAM1B18pYy0rTaCfRgRISSvC-bRrlmWc1SqWNqIW3baOkscDBCIZyQR7-vgER98cYehfnPddSlhbkL6lwViM</recordid><startdate>2006</startdate><enddate>2006</enddate><creator>Meixner, A.</creator><creator>Sorin, D.J.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2006</creationdate><title>Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures</title><author>Meixner, A. ; Sorin, D.J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-i175t-5b3776176b5899048d6a3ea7523747ccfdd5c0c0be35682b2c9fd5389717820e3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Computer architecture</topic><topic>Computer networks</topic><topic>Computer science</topic><topic>Intelligent networks</topic><topic>Maintenance engineering</topic><topic>Microprocessors</topic><topic>Read-write memory</topic><topic>Registers</topic><topic>Software systems</topic><topic>Yarn</topic><toplevel>online_resources</toplevel><creatorcontrib>Meixner, A.</creatorcontrib><creatorcontrib>Sorin, D.J.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Meixner, A.</au><au>Sorin, D.J.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures</atitle><btitle>International Conference on Dependable Systems and Networks (DSN'06)</btitle><stitle>DSN</stitle><date>2006</date><risdate>2006</risdate><spage>73</spage><epage>82</epage><pages>73-82</pages><issn>1530-0889</issn><eissn>2158-3927</eissn><isbn>0769526071</isbn><isbn>9780769526072</isbn><abstract>Multithreaded servers with cache-coherent shared memory are the dominant type of machines used to run critical network services and database management systems. To achieve the high availability required for these tasks, it is necessary to incorporate mechanisms for error detection and recovery. Correct operation of the memory system is defined by the memory consistency model. Errors can therefore be detected by checking if the observed memory system behavior deviates from the specified consistency model. Based on recent work, we design a framework for dynamic verification of memory consistency (DVMC). The framework consists of mechanisms to verify three invariants that are proven to guarantee that a specified memory consistency model is obeyed. We describe an implementation of the framework for the SPARCv9 architecture and experimentally evaluate its performance using full-system simulation of commercial workloads</abstract><pub>IEEE</pub><doi>10.1109/DSN.2006.29</doi><tpages>10</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1530-0889
ispartof International Conference on Dependable Systems and Networks (DSN'06), 2006, p.73-82
issn 1530-0889
2158-3927
language eng
recordid cdi_ieee_primary_1633497
source IEEE Xplore All Conference Series
subjects Computer architecture
Computer networks
Computer science
Intelligent networks
Maintenance engineering
Microprocessors
Read-write memory
Registers
Software systems
Yarn
title Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T21%3A22%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_CHZPO&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Dynamic%20Verification%20of%20Memory%20Consistency%20in%20Cache-Coherent%20Multithreaded%20Computer%20Architectures&rft.btitle=International%20Conference%20on%20Dependable%20Systems%20and%20Networks%20(DSN'06)&rft.au=Meixner,%20A.&rft.date=2006&rft.spage=73&rft.epage=82&rft.pages=73-82&rft.issn=1530-0889&rft.eissn=2158-3927&rft.isbn=0769526071&rft.isbn_list=9780769526072&rft_id=info:doi/10.1109/DSN.2006.29&rft_dat=%3Cieee_CHZPO%3E1633497%3C/ieee_CHZPO%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-i175t-5b3776176b5899048d6a3ea7523747ccfdd5c0c0be35682b2c9fd5389717820e3%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1633497&rfr_iscdi=true