Loading…

A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput

Fabricated in 56nm CMOS technology, an 8Gb multi-level NAND Flash memory occupies 98.8mm 2 , with a memory cell size of 0.0075mum/b. The 10MB/s programming and 93ms block copy are also realized by introducing 8kB page, noise-cancellation circuits, external page copy and the dual V DD scheme enabling...

Full description

Saved in:
Bibliographic Details
Main Authors: Takeuchi, K., Kameda, Y., Fujimura, S., Otake, H., Hosono, K., Shiga, H., Watanabe, Y., Futatsuyama, T., Shindo, Y., Kojima, M., Iwai, M., Shirakawa, M., Ichige, M., Hatakeyama, K., Tanaka, S., Kamei, T., Jia-Yi Fu, Cernea, A., Yan Li, Higashitani, M., Hemink, G., Sato, S., Oowada, K., Shih-Chung Lee, Hayashida, N., Jun Wan, Lutze, J., Shouchang Tsao, Mofidi, M., Sakurai, K., Tokiwa, N., Waki, H., Nozawa, Y., Kanazawa, K., Ohshima, S.
Format: Conference Proceeding
Language:English
Subjects:
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by
cites
container_end_page 516
container_issue
container_start_page 507
container_title
container_volume
creator Takeuchi, K.
Kameda, Y.
Fujimura, S.
Otake, H.
Hosono, K.
Shiga, H.
Watanabe, Y.
Futatsuyama, T.
Shindo, Y.
Kojima, M.
Iwai, M.
Shirakawa, M.
Ichige, M.
Hatakeyama, K.
Tanaka, S.
Kamei, T.
Jia-Yi Fu
Cernea, A.
Yan Li
Higashitani, M.
Hemink, G.
Sato, S.
Oowada, K.
Shih-Chung Lee
Hayashida, N.
Jun Wan
Lutze, J.
Shouchang Tsao
Mofidi, M.
Sakurai, K.
Tokiwa, N.
Waki, H.
Nozawa, Y.
Kanazawa, K.
Ohshima, S.
description Fabricated in 56nm CMOS technology, an 8Gb multi-level NAND Flash memory occupies 98.8mm 2 , with a memory cell size of 0.0075mum/b. The 10MB/s programming and 93ms block copy are also realized by introducing 8kB page, noise-cancellation circuits, external page copy and the dual V DD scheme enabling efficient use of 1MB blocks
doi_str_mv 10.1109/ISSCC.2006.1696083
format conference_proceeding
fullrecord <record><control><sourceid>ieee_6IE</sourceid><recordid>TN_cdi_ieee_primary_1696083</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1696083</ieee_id><sourcerecordid>1696083</sourcerecordid><originalsourceid>FETCH-ieee_primary_16960833</originalsourceid><addsrcrecordid>eNp9jrtOwzAUQK94SKQlPwDL_YGk98aOG48lUOiQFpHuUZBME2STyk5A_XsYOnOWM5zlANwxpcykF5u6Lss0I1IpK62oEBcQZWKpkkKRuoQZy0xKoqXmK4iItUhULugG4hA-6Q-ZS0EcwdsKc_XlsKx2NWrtXIbF8ztWkx37xJpvY3G72j7i2rahw8q4wZ_wpx87ZKoeFgFf_XDwrcN954fp0B2n8RauP1obTHz2HO7XT_vyJemNMc3R9671p-a8Lf6vvwcmP54</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Takeuchi, K. ; Kameda, Y. ; Fujimura, S. ; Otake, H. ; Hosono, K. ; Shiga, H. ; Watanabe, Y. ; Futatsuyama, T. ; Shindo, Y. ; Kojima, M. ; Iwai, M. ; Shirakawa, M. ; Ichige, M. ; Hatakeyama, K. ; Tanaka, S. ; Kamei, T. ; Jia-Yi Fu ; Cernea, A. ; Yan Li ; Higashitani, M. ; Hemink, G. ; Sato, S. ; Oowada, K. ; Shih-Chung Lee ; Hayashida, N. ; Jun Wan ; Lutze, J. ; Shouchang Tsao ; Mofidi, M. ; Sakurai, K. ; Tokiwa, N. ; Waki, H. ; Nozawa, Y. ; Kanazawa, K. ; Ohshima, S.</creator><creatorcontrib>Takeuchi, K. ; Kameda, Y. ; Fujimura, S. ; Otake, H. ; Hosono, K. ; Shiga, H. ; Watanabe, Y. ; Futatsuyama, T. ; Shindo, Y. ; Kojima, M. ; Iwai, M. ; Shirakawa, M. ; Ichige, M. ; Hatakeyama, K. ; Tanaka, S. ; Kamei, T. ; Jia-Yi Fu ; Cernea, A. ; Yan Li ; Higashitani, M. ; Hemink, G. ; Sato, S. ; Oowada, K. ; Shih-Chung Lee ; Hayashida, N. ; Jun Wan ; Lutze, J. ; Shouchang Tsao ; Mofidi, M. ; Sakurai, K. ; Tokiwa, N. ; Waki, H. ; Nozawa, Y. ; Kanazawa, K. ; Ohshima, S.</creatorcontrib><description>Fabricated in 56nm CMOS technology, an 8Gb multi-level NAND Flash memory occupies 98.8mm 2 , with a memory cell size of 0.0075mum/b. The 10MB/s programming and 93ms block copy are also realized by introducing 8kB page, noise-cancellation circuits, external page copy and the dual V DD scheme enabling efficient use of 1MB blocks</description><identifier>ISSN: 0193-6530</identifier><identifier>ISBN: 1424400791</identifier><identifier>ISBN: 9781424400799</identifier><identifier>EISSN: 2376-8606</identifier><identifier>DOI: 10.1109/ISSCC.2006.1696083</identifier><language>eng</language><publisher>IEEE</publisher><subject>Cellular phones ; Circuit noise ; Clocks ; Digital audio players ; Digital cameras ; Image sensors ; Motion pictures ; Pixel ; Throughput ; Universal Serial Bus</subject><ispartof>2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, 2006, p.507-516</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1696083$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,2056,4048,4049,27923,54553,54918,54930</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1696083$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Takeuchi, K.</creatorcontrib><creatorcontrib>Kameda, Y.</creatorcontrib><creatorcontrib>Fujimura, S.</creatorcontrib><creatorcontrib>Otake, H.</creatorcontrib><creatorcontrib>Hosono, K.</creatorcontrib><creatorcontrib>Shiga, H.</creatorcontrib><creatorcontrib>Watanabe, Y.</creatorcontrib><creatorcontrib>Futatsuyama, T.</creatorcontrib><creatorcontrib>Shindo, Y.</creatorcontrib><creatorcontrib>Kojima, M.</creatorcontrib><creatorcontrib>Iwai, M.</creatorcontrib><creatorcontrib>Shirakawa, M.</creatorcontrib><creatorcontrib>Ichige, M.</creatorcontrib><creatorcontrib>Hatakeyama, K.</creatorcontrib><creatorcontrib>Tanaka, S.</creatorcontrib><creatorcontrib>Kamei, T.</creatorcontrib><creatorcontrib>Jia-Yi Fu</creatorcontrib><creatorcontrib>Cernea, A.</creatorcontrib><creatorcontrib>Yan Li</creatorcontrib><creatorcontrib>Higashitani, M.</creatorcontrib><creatorcontrib>Hemink, G.</creatorcontrib><creatorcontrib>Sato, S.</creatorcontrib><creatorcontrib>Oowada, K.</creatorcontrib><creatorcontrib>Shih-Chung Lee</creatorcontrib><creatorcontrib>Hayashida, N.</creatorcontrib><creatorcontrib>Jun Wan</creatorcontrib><creatorcontrib>Lutze, J.</creatorcontrib><creatorcontrib>Shouchang Tsao</creatorcontrib><creatorcontrib>Mofidi, M.</creatorcontrib><creatorcontrib>Sakurai, K.</creatorcontrib><creatorcontrib>Tokiwa, N.</creatorcontrib><creatorcontrib>Waki, H.</creatorcontrib><creatorcontrib>Nozawa, Y.</creatorcontrib><creatorcontrib>Kanazawa, K.</creatorcontrib><creatorcontrib>Ohshima, S.</creatorcontrib><title>A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput</title><title>2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers</title><addtitle>ISSCC</addtitle><description>Fabricated in 56nm CMOS technology, an 8Gb multi-level NAND Flash memory occupies 98.8mm 2 , with a memory cell size of 0.0075mum/b. The 10MB/s programming and 93ms block copy are also realized by introducing 8kB page, noise-cancellation circuits, external page copy and the dual V DD scheme enabling efficient use of 1MB blocks</description><subject>Cellular phones</subject><subject>Circuit noise</subject><subject>Clocks</subject><subject>Digital audio players</subject><subject>Digital cameras</subject><subject>Image sensors</subject><subject>Motion pictures</subject><subject>Pixel</subject><subject>Throughput</subject><subject>Universal Serial Bus</subject><issn>0193-6530</issn><issn>2376-8606</issn><isbn>1424400791</isbn><isbn>9781424400799</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2006</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><recordid>eNp9jrtOwzAUQK94SKQlPwDL_YGk98aOG48lUOiQFpHuUZBME2STyk5A_XsYOnOWM5zlANwxpcykF5u6Lss0I1IpK62oEBcQZWKpkkKRuoQZy0xKoqXmK4iItUhULugG4hA-6Q-ZS0EcwdsKc_XlsKx2NWrtXIbF8ztWkx37xJpvY3G72j7i2rahw8q4wZ_wpx87ZKoeFgFf_XDwrcN954fp0B2n8RauP1obTHz2HO7XT_vyJemNMc3R9671p-a8Lf6vvwcmP54</recordid><startdate>2006</startdate><enddate>2006</enddate><creator>Takeuchi, K.</creator><creator>Kameda, Y.</creator><creator>Fujimura, S.</creator><creator>Otake, H.</creator><creator>Hosono, K.</creator><creator>Shiga, H.</creator><creator>Watanabe, Y.</creator><creator>Futatsuyama, T.</creator><creator>Shindo, Y.</creator><creator>Kojima, M.</creator><creator>Iwai, M.</creator><creator>Shirakawa, M.</creator><creator>Ichige, M.</creator><creator>Hatakeyama, K.</creator><creator>Tanaka, S.</creator><creator>Kamei, T.</creator><creator>Jia-Yi Fu</creator><creator>Cernea, A.</creator><creator>Yan Li</creator><creator>Higashitani, M.</creator><creator>Hemink, G.</creator><creator>Sato, S.</creator><creator>Oowada, K.</creator><creator>Shih-Chung Lee</creator><creator>Hayashida, N.</creator><creator>Jun Wan</creator><creator>Lutze, J.</creator><creator>Shouchang Tsao</creator><creator>Mofidi, M.</creator><creator>Sakurai, K.</creator><creator>Tokiwa, N.</creator><creator>Waki, H.</creator><creator>Nozawa, Y.</creator><creator>Kanazawa, K.</creator><creator>Ohshima, S.</creator><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope></search><sort><creationdate>2006</creationdate><title>A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput</title><author>Takeuchi, K. ; Kameda, Y. ; Fujimura, S. ; Otake, H. ; Hosono, K. ; Shiga, H. ; Watanabe, Y. ; Futatsuyama, T. ; Shindo, Y. ; Kojima, M. ; Iwai, M. ; Shirakawa, M. ; Ichige, M. ; Hatakeyama, K. ; Tanaka, S. ; Kamei, T. ; Jia-Yi Fu ; Cernea, A. ; Yan Li ; Higashitani, M. ; Hemink, G. ; Sato, S. ; Oowada, K. ; Shih-Chung Lee ; Hayashida, N. ; Jun Wan ; Lutze, J. ; Shouchang Tsao ; Mofidi, M. ; Sakurai, K. ; Tokiwa, N. ; Waki, H. ; Nozawa, Y. ; Kanazawa, K. ; Ohshima, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-ieee_primary_16960833</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2006</creationdate><topic>Cellular phones</topic><topic>Circuit noise</topic><topic>Clocks</topic><topic>Digital audio players</topic><topic>Digital cameras</topic><topic>Image sensors</topic><topic>Motion pictures</topic><topic>Pixel</topic><topic>Throughput</topic><topic>Universal Serial Bus</topic><toplevel>online_resources</toplevel><creatorcontrib>Takeuchi, K.</creatorcontrib><creatorcontrib>Kameda, Y.</creatorcontrib><creatorcontrib>Fujimura, S.</creatorcontrib><creatorcontrib>Otake, H.</creatorcontrib><creatorcontrib>Hosono, K.</creatorcontrib><creatorcontrib>Shiga, H.</creatorcontrib><creatorcontrib>Watanabe, Y.</creatorcontrib><creatorcontrib>Futatsuyama, T.</creatorcontrib><creatorcontrib>Shindo, Y.</creatorcontrib><creatorcontrib>Kojima, M.</creatorcontrib><creatorcontrib>Iwai, M.</creatorcontrib><creatorcontrib>Shirakawa, M.</creatorcontrib><creatorcontrib>Ichige, M.</creatorcontrib><creatorcontrib>Hatakeyama, K.</creatorcontrib><creatorcontrib>Tanaka, S.</creatorcontrib><creatorcontrib>Kamei, T.</creatorcontrib><creatorcontrib>Jia-Yi Fu</creatorcontrib><creatorcontrib>Cernea, A.</creatorcontrib><creatorcontrib>Yan Li</creatorcontrib><creatorcontrib>Higashitani, M.</creatorcontrib><creatorcontrib>Hemink, G.</creatorcontrib><creatorcontrib>Sato, S.</creatorcontrib><creatorcontrib>Oowada, K.</creatorcontrib><creatorcontrib>Shih-Chung Lee</creatorcontrib><creatorcontrib>Hayashida, N.</creatorcontrib><creatorcontrib>Jun Wan</creatorcontrib><creatorcontrib>Lutze, J.</creatorcontrib><creatorcontrib>Shouchang Tsao</creatorcontrib><creatorcontrib>Mofidi, M.</creatorcontrib><creatorcontrib>Sakurai, K.</creatorcontrib><creatorcontrib>Tokiwa, N.</creatorcontrib><creatorcontrib>Waki, H.</creatorcontrib><creatorcontrib>Nozawa, Y.</creatorcontrib><creatorcontrib>Kanazawa, K.</creatorcontrib><creatorcontrib>Ohshima, S.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Takeuchi, K.</au><au>Kameda, Y.</au><au>Fujimura, S.</au><au>Otake, H.</au><au>Hosono, K.</au><au>Shiga, H.</au><au>Watanabe, Y.</au><au>Futatsuyama, T.</au><au>Shindo, Y.</au><au>Kojima, M.</au><au>Iwai, M.</au><au>Shirakawa, M.</au><au>Ichige, M.</au><au>Hatakeyama, K.</au><au>Tanaka, S.</au><au>Kamei, T.</au><au>Jia-Yi Fu</au><au>Cernea, A.</au><au>Yan Li</au><au>Higashitani, M.</au><au>Hemink, G.</au><au>Sato, S.</au><au>Oowada, K.</au><au>Shih-Chung Lee</au><au>Hayashida, N.</au><au>Jun Wan</au><au>Lutze, J.</au><au>Shouchang Tsao</au><au>Mofidi, M.</au><au>Sakurai, K.</au><au>Tokiwa, N.</au><au>Waki, H.</au><au>Nozawa, Y.</au><au>Kanazawa, K.</au><au>Ohshima, S.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput</atitle><btitle>2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers</btitle><stitle>ISSCC</stitle><date>2006</date><risdate>2006</risdate><spage>507</spage><epage>516</epage><pages>507-516</pages><issn>0193-6530</issn><eissn>2376-8606</eissn><isbn>1424400791</isbn><isbn>9781424400799</isbn><abstract>Fabricated in 56nm CMOS technology, an 8Gb multi-level NAND Flash memory occupies 98.8mm 2 , with a memory cell size of 0.0075mum/b. The 10MB/s programming and 93ms block copy are also realized by introducing 8kB page, noise-cancellation circuits, external page copy and the dual V DD scheme enabling efficient use of 1MB blocks</abstract><pub>IEEE</pub><doi>10.1109/ISSCC.2006.1696083</doi></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0193-6530
ispartof 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, 2006, p.507-516
issn 0193-6530
2376-8606
language eng
recordid cdi_ieee_primary_1696083
source IEEE Electronic Library (IEL) Conference Proceedings
subjects Cellular phones
Circuit noise
Clocks
Digital audio players
Digital cameras
Image sensors
Motion pictures
Pixel
Throughput
Universal Serial Bus
title A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T16%3A57%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-ieee_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%2056nm%20CMOS%2099mm2%208Gb%20Multi-level%20NAND%20Flash%20Memory%20with%2010MB/s%20Program%20Throughput&rft.btitle=2006%20IEEE%20International%20Solid%20State%20Circuits%20Conference%20-%20Digest%20of%20Technical%20Papers&rft.au=Takeuchi,%20K.&rft.date=2006&rft.spage=507&rft.epage=516&rft.pages=507-516&rft.issn=0193-6530&rft.eissn=2376-8606&rft.isbn=1424400791&rft.isbn_list=9781424400799&rft_id=info:doi/10.1109/ISSCC.2006.1696083&rft_dat=%3Cieee_6IE%3E1696083%3C/ieee_6IE%3E%3Cgrp_id%3Ecdi_FETCH-ieee_primary_16960833%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=1696083&rfr_iscdi=true