Low Power SOC Design Using Partial-Trench-Isolation ABC SOI (PTI-ABC SOI) for Sub-100-nm LSTP Technology

The bodies of partially depleted SOI devices are selectively biased so that circuits operate at low supply voltages without area overhead. Applying forward body bias to logic gates reduces delay variation by 7-21%. A level shifter (LF) and data retention FF (DRFF) circuits can operate at lower suppl...

Full description

Saved in:
Bibliographic Details
Main Authors: Ozawa, O., Fukuoka, K., Igarashi, Y., Kuraishi, T., Yasu, Y., Maki, Y., Ipposhi, T., Ochiai, T., Shirahata, M., Ishibashi, K.
Format: Conference Proceeding
Language:eng ; jpn
Subjects:
CMOS logic circuits
CMOS technology
Delay
Inverters
Isolation technology
Logic circuits
Logic devices
Logic gates
Low voltage
Voltage control
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:The bodies of partially depleted SOI devices are selectively biased so that circuits operate at low supply voltages without area overhead. Applying forward body bias to logic gates reduces delay variation by 7-21%. A level shifter (LF) and data retention FF (DRFF) circuits can operate at lower supply voltages below 1.0-V when the body bias of the key transistors is suitably controlled. The technology reduces operating and standby power of SOC with 90-nm LSTP CMOS technology by 40 and 98%, respectively
ISSN:2158-5601
DOI:10.1109/VLSIC.2006.1705372