Loading…

Middle terminal cell models for efficient over-the-cell routing in high-performance circuits

A new class of cell models called middle terminal models (MTM) is introduced. MTM-based cells allow flexibility in the selection of terminal locations and therefore utilize the over-the-cell (OTC) area more efficiently, as compared to cells based on existing models. For MTM-based designs, two new ro...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on very large scale integration (VLSI) systems 1993-12, Vol.1 (4), p.462-472
Main Authors: Bhingarde, S., Panyam, A., Sherwani, N.A.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703
cites cdi_FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703
container_end_page 472
container_issue 4
container_start_page 462
container_title IEEE transactions on very large scale integration (VLSI) systems
container_volume 1
creator Bhingarde, S.
Panyam, A.
Sherwani, N.A.
description A new class of cell models called middle terminal models (MTM) is introduced. MTM-based cells allow flexibility in the selection of terminal locations and therefore utilize the over-the-cell (OTC) area more efficiently, as compared to cells based on existing models. For MTM-based designs, two new routers, MTM+V and MTM-V are presented. The first router is suitable for processes that allow vias over-the-cell and is based on an optimal Theta (K) algorithm for terminal row selection for over-the-cell channel routing, where K is the number of cell rows. The second router is suitable for the processes which do not allow vias in over-the-cell areas. This router consists of two key steps. The first step consists of the selection of a maximum planar set of nets for routing in between the terminal rows. For the second step, an optimal algorithm is developed for planar routing between the terminal row and the cell boundary. The experimental results on the PRIMARY I benchmark show that for a two-layer model, MTM-V performs 4.20% better than the best existing routers.< >
doi_str_mv 10.1109/92.250194
format article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_ieee_primary_250194</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>250194</ieee_id><sourcerecordid>26061394</sourcerecordid><originalsourceid>FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703</originalsourceid><addsrcrecordid>eNqF0E1LxDAQBuAgCq6rB6-echI8ZJ1Jm3ZzlMUvULzoTShpOtmN9GNNWsF_b9cuXp3LDMzDMLyMnSMsEEFfa7mQClCnB2yGSuVCj3U4zpAlYikRjtlJjB8AmKYaZuz92VdVTbyn0PjW1NxSXfOmq6iO3HWBk3Peemp73n1REP2GxC8J3dD7ds19yzd-vRFbCiNvTGuJWx_s4Pt4yo6cqSOd7fucvd3dvq4exNPL_ePq5klYKZNeGGMTAwiusgClw1Q6VVqEvLTKkKuccpDZkvRSW8CkVGVpM8JcZSRzk0MyZ5fT3W3oPgeKfdH4uPvStNQNsZDLROMyzf6HGWSY6HSEVxO0oYsxkCu2wTcmfBcIxS7oQstiCnq0F5P1RPTn9ssf1fF59Q</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>26061394</pqid></control><display><type>article</type><title>Middle terminal cell models for efficient over-the-cell routing in high-performance circuits</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Bhingarde, S. ; Panyam, A. ; Sherwani, N.A.</creator><creatorcontrib>Bhingarde, S. ; Panyam, A. ; Sherwani, N.A.</creatorcontrib><description>A new class of cell models called middle terminal models (MTM) is introduced. MTM-based cells allow flexibility in the selection of terminal locations and therefore utilize the over-the-cell (OTC) area more efficiently, as compared to cells based on existing models. For MTM-based designs, two new routers, MTM+V and MTM-V are presented. The first router is suitable for processes that allow vias over-the-cell and is based on an optimal Theta (K) algorithm for terminal row selection for over-the-cell channel routing, where K is the number of cell rows. The second router is suitable for the processes which do not allow vias in over-the-cell areas. This router consists of two key steps. The first step consists of the selection of a maximum planar set of nets for routing in between the terminal rows. For the second step, an optimal algorithm is developed for planar routing between the terminal row and the cell boundary. The experimental results on the PRIMARY I benchmark show that for a two-layer model, MTM-V performs 4.20% better than the best existing routers.&lt; &gt;</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/92.250194</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>IEEE</publisher><subject>Approximation algorithms ; Circuits ; Computer science ; Routing ; Scholarships ; Wire</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 1993-12, Vol.1 (4), p.462-472</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703</citedby><cites>FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/250194$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,27903,27904,54775</link.rule.ids></links><search><creatorcontrib>Bhingarde, S.</creatorcontrib><creatorcontrib>Panyam, A.</creatorcontrib><creatorcontrib>Sherwani, N.A.</creatorcontrib><title>Middle terminal cell models for efficient over-the-cell routing in high-performance circuits</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>A new class of cell models called middle terminal models (MTM) is introduced. MTM-based cells allow flexibility in the selection of terminal locations and therefore utilize the over-the-cell (OTC) area more efficiently, as compared to cells based on existing models. For MTM-based designs, two new routers, MTM+V and MTM-V are presented. The first router is suitable for processes that allow vias over-the-cell and is based on an optimal Theta (K) algorithm for terminal row selection for over-the-cell channel routing, where K is the number of cell rows. The second router is suitable for the processes which do not allow vias in over-the-cell areas. This router consists of two key steps. The first step consists of the selection of a maximum planar set of nets for routing in between the terminal rows. For the second step, an optimal algorithm is developed for planar routing between the terminal row and the cell boundary. The experimental results on the PRIMARY I benchmark show that for a two-layer model, MTM-V performs 4.20% better than the best existing routers.&lt; &gt;</description><subject>Approximation algorithms</subject><subject>Circuits</subject><subject>Computer science</subject><subject>Routing</subject><subject>Scholarships</subject><subject>Wire</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1993</creationdate><recordtype>article</recordtype><recordid>eNqF0E1LxDAQBuAgCq6rB6-echI8ZJ1Jm3ZzlMUvULzoTShpOtmN9GNNWsF_b9cuXp3LDMzDMLyMnSMsEEFfa7mQClCnB2yGSuVCj3U4zpAlYikRjtlJjB8AmKYaZuz92VdVTbyn0PjW1NxSXfOmq6iO3HWBk3Peemp73n1REP2GxC8J3dD7ds19yzd-vRFbCiNvTGuJWx_s4Pt4yo6cqSOd7fucvd3dvq4exNPL_ePq5klYKZNeGGMTAwiusgClw1Q6VVqEvLTKkKuccpDZkvRSW8CkVGVpM8JcZSRzk0MyZ5fT3W3oPgeKfdH4uPvStNQNsZDLROMyzf6HGWSY6HSEVxO0oYsxkCu2wTcmfBcIxS7oQstiCnq0F5P1RPTn9ssf1fF59Q</recordid><startdate>19931201</startdate><enddate>19931201</enddate><creator>Bhingarde, S.</creator><creator>Panyam, A.</creator><creator>Sherwani, N.A.</creator><general>IEEE</general><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19931201</creationdate><title>Middle terminal cell models for efficient over-the-cell routing in high-performance circuits</title><author>Bhingarde, S. ; Panyam, A. ; Sherwani, N.A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1993</creationdate><topic>Approximation algorithms</topic><topic>Circuits</topic><topic>Computer science</topic><topic>Routing</topic><topic>Scholarships</topic><topic>Wire</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Bhingarde, S.</creatorcontrib><creatorcontrib>Panyam, A.</creatorcontrib><creatorcontrib>Sherwani, N.A.</creatorcontrib><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Bhingarde, S.</au><au>Panyam, A.</au><au>Sherwani, N.A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Middle terminal cell models for efficient over-the-cell routing in high-performance circuits</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>1993-12-01</date><risdate>1993</risdate><volume>1</volume><issue>4</issue><spage>462</spage><epage>472</epage><pages>462-472</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>A new class of cell models called middle terminal models (MTM) is introduced. MTM-based cells allow flexibility in the selection of terminal locations and therefore utilize the over-the-cell (OTC) area more efficiently, as compared to cells based on existing models. For MTM-based designs, two new routers, MTM+V and MTM-V are presented. The first router is suitable for processes that allow vias over-the-cell and is based on an optimal Theta (K) algorithm for terminal row selection for over-the-cell channel routing, where K is the number of cell rows. The second router is suitable for the processes which do not allow vias in over-the-cell areas. This router consists of two key steps. The first step consists of the selection of a maximum planar set of nets for routing in between the terminal rows. For the second step, an optimal algorithm is developed for planar routing between the terminal row and the cell boundary. The experimental results on the PRIMARY I benchmark show that for a two-layer model, MTM-V performs 4.20% better than the best existing routers.&lt; &gt;</abstract><pub>IEEE</pub><doi>10.1109/92.250194</doi><tpages>11</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1063-8210
ispartof IEEE transactions on very large scale integration (VLSI) systems, 1993-12, Vol.1 (4), p.462-472
issn 1063-8210
1557-9999
language eng
recordid cdi_ieee_primary_250194
source IEEE Electronic Library (IEL) Journals
subjects Approximation algorithms
Circuits
Computer science
Routing
Scholarships
Wire
title Middle terminal cell models for efficient over-the-cell routing in high-performance circuits
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T11%3A57%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Middle%20terminal%20cell%20models%20for%20efficient%20over-the-cell%20routing%20in%20high-performance%20circuits&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Bhingarde,%20S.&rft.date=1993-12-01&rft.volume=1&rft.issue=4&rft.spage=462&rft.epage=472&rft.pages=462-472&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/92.250194&rft_dat=%3Cproquest_ieee_%3E26061394%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c223t-aac3a010fdc00bf142f5bc107bc5aefdf5f06cbe989c013b5bbc6e1756e27a703%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=26061394&rft_id=info:pmid/&rft_ieee_id=250194&rfr_iscdi=true