VLSI design of a massively parallel processor

Presents a massively parallel architecture whose goal is to take the best of today's VLSI capabilities. It is implemented as a 2-D grid of asynchronous cells communicating by message transfers with an overall MIMD (multiple-instruction-multiple-data) control. The elementary cell has two parts:...

Full description

Saved in:
Bibliographic Details
Main Authors: Karabernou, S.M., Mazare, G., Payan, E., Rubini, P.
Format: Conference Proceeding
Language:English
Subjects:
Cache memory
Centralized control
Circuit topology
Computer architecture
Hypercubes
Image reconstruction
Message passing
Parallel processing
Routing
Very large scale integration
Online Access:Request full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Presents a massively parallel architecture whose goal is to take the best of today's VLSI capabilities. It is implemented as a 2-D grid of asynchronous cells communicating by message transfers with an overall MIMD (multiple-instruction-multiple-data) control. The elementary cell has two parts: a simple 8-bit processor plus local memory and a hardware-based communication mechanism. After introducing the global structure of this architecture, the communication problems, and approach to solving them, the authors focus on the basic cell by presenting the specificity of the processor and its associated communication mechanism. The whole cell VLSI design is presented.< >
DOI:10.1109/MWSCAS.1991.252082