Loading…

Testing ADC's at sample rates from 20 to 120 MSPS

Results are presented from an ongoing program to test the performance of high-speed analog-to-digital converters suitable for use at the Superconducting Super Collider (SSC) and Large Hadron Collider (LHC). For each device a large number of parameters is measured, such as number of effective bits, n...

Full description

Saved in:
Bibliographic Details
Published in:IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States) 1993-08, Vol.40 (4), p.729-732
Main Authors: Crawley, H.B., McKay, R., Meyer, W.T., Rosenberg, E.I., Thomas, W.D.
Format: Article
Language:English
Subjects:
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Results are presented from an ongoing program to test the performance of high-speed analog-to-digital converters suitable for use at the Superconducting Super Collider (SSC) and Large Hadron Collider (LHC). For each device a large number of parameters is measured, such as number of effective bits, noise level, aperture jitter, nonlinearity, analog bandwidth, and total harmonic distortion. Results from a variety of 8-b and 10-b devices are presented.< >
ISSN:0018-9499
1558-1578
DOI:10.1109/23.256650