Performance analysis of single-buffered multistage interconnection networks

A new model for the performance evaluation of single-buffered multistage interconnection networks (MINs) is proposed. Previous models proposed in solving this problem are either not accurate enough or only applicable to a special case where the switching elements (SEs) are 2/spl times/2 crossbars. T...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on communications 1994-09, Vol.42 (9), p.2722-2729
Main Authors: Shuo-Hsien Hsiao, Chen, C.Y.R.
Format: Article
Language:English
Subjects:
Buffer storage
Communication switching
Computational modeling
Costs
Multiprocessing systems
Multiprocessor interconnection networks
Packet switching
Performance analysis
Petri nets
Switching circuits
Citations: Items that this one cites
Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A new model for the performance evaluation of single-buffered multistage interconnection networks (MINs) is proposed. Previous models proposed in solving this problem are either not accurate enough or only applicable to a special case where the switching elements (SEs) are 2/spl times/2 crossbars. This new model allows the analysis of a MIN with SEs of arbitrary sizes (i.e., a/spl times/a) and, through extensive simulations, has been shown to be very accurate. Since only three states are required at each stage of a MIN, this model is efficient computationally.< >
ISSN:0090-6778
1558-0857
DOI:10.1109/26.317413