Loading…

Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems

The performance of a multiprocessor system depends heavily on its ability to provide conflict free paths among its processors. In this paper, we explore the possibility of using a nonblocking network with O(N log N) edges (crosspoints) to interconnect the processors of an N processor system, We comb...

Full description

Saved in:
Bibliographic Details
Published in:IEEE transactions on parallel and distributed systems 1995-02, Vol.6 (2), p.132-141
Main Authors: Fong-Chih Shao, Yavuz Oruc, A.
Format: Article
Language:English
Subjects:
Citations: Items that cite this one
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
cited_by cdi_FETCH-LOGICAL-c372t-3a2066b08c87f2a967f5f4b716fcde589f7f49e5e57a234795859598189a5eb83
cites
container_end_page 141
container_issue 2
container_start_page 132
container_title IEEE transactions on parallel and distributed systems
container_volume 6
creator Fong-Chih Shao
Yavuz Oruc, A.
description The performance of a multiprocessor system depends heavily on its ability to provide conflict free paths among its processors. In this paper, we explore the possibility of using a nonblocking network with O(N log N) edges (crosspoints) to interconnect the processors of an N processor system, We combine Bassalygo and Pinsker's implicit design of strictly nonblocking networks with an explicit construction of expanders to obtain a strictly nonblocking network with -765.18N+352.8N log N edges and 2+log(N/5) depth. We present an efficient parallel algorithm for routing connection requests on this network and implement it on three parallel processor topologies. The implementation on a parallel processor whose processing elements are interconnected as in the Bassalygo-Pinsker network requires O(N log N) processing elements, O(N log N) interprocessor links and it takes O(log N) steps to route any single connection request where each step involves a small number (/spl ap/72) of bit-level operations. A contracted or folded version of the same implementation reduces the processing element count to O(N) without increasing the link count or the routing time. Finally, we establish that the same algorithm takes O(log/sup 3/ N) steps on a perfect shuffle processor with O(N) processing elements. These results improve the crosspoint, depth and routing time complexities of the previously reported strictly nonblocking networks.< >
doi_str_mv 10.1109/71.342124
format article
fullrecord <record><control><sourceid>proquest_ieee_</sourceid><recordid>TN_cdi_ieee_primary_342124</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>342124</ieee_id><sourcerecordid>28298103</sourcerecordid><originalsourceid>FETCH-LOGICAL-c372t-3a2066b08c87f2a967f5f4b716fcde589f7f49e5e57a234795859598189a5eb83</originalsourceid><addsrcrecordid>eNqFkM1LAzEQxRdRsFYPXj3tQQQPq_nYbJKjSP2Aghc9L2k60ehuopmU0v_eLVvs0dO84f3mMbyiOKfkhlKibyW94TWjrD4oJlQIVTGq-OGgSS0qzag-Lk4QPwmhtSD1pFjOnPPWQ8hliGHRRfvlw3uJa5_tx1YFyOuYvrB0MZU-ZEjfKVpAHFYb-34VvDXZx4CDW_arLvs9gBvM0ONpceRMh3C2m9Pi7WH2ev9UzV8en-_v5pXlkuWKG0aaZkGUVdIxoxvphKsXkjbOLkEo7aSrNQgQ0jBeSy2U0EIrqrQRsFB8WlyNucMHPyvA3PYeLXSdCRBX2DLFBprw_0HJG6WEHMDrEbQpIiZw7XfyvUmblpJ2W3graTsWPrCXu1CD1nQumWA9_h1wIZqGbyMvRswDwN4dM34BuL2J5A</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>27368857</pqid></control><display><type>article</type><title>Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems</title><source>IEEE Electronic Library (IEL) Journals</source><creator>Fong-Chih Shao ; Yavuz Oruc, A.</creator><creatorcontrib>Fong-Chih Shao ; Yavuz Oruc, A.</creatorcontrib><description>The performance of a multiprocessor system depends heavily on its ability to provide conflict free paths among its processors. In this paper, we explore the possibility of using a nonblocking network with O(N log N) edges (crosspoints) to interconnect the processors of an N processor system, We combine Bassalygo and Pinsker's implicit design of strictly nonblocking networks with an explicit construction of expanders to obtain a strictly nonblocking network with -765.18N+352.8N log N edges and 2+log(N/5) depth. We present an efficient parallel algorithm for routing connection requests on this network and implement it on three parallel processor topologies. The implementation on a parallel processor whose processing elements are interconnected as in the Bassalygo-Pinsker network requires O(N log N) processing elements, O(N log N) interprocessor links and it takes O(log N) steps to route any single connection request where each step involves a small number (/spl ap/72) of bit-level operations. A contracted or folded version of the same implementation reduces the processing element count to O(N) without increasing the link count or the routing time. Finally, we establish that the same algorithm takes O(log/sup 3/ N) steps on a perfect shuffle processor with O(N) processing elements. These results improve the crosspoint, depth and routing time complexities of the previously reported strictly nonblocking networks.&lt; &gt;</description><identifier>ISSN: 1045-9219</identifier><identifier>EISSN: 1558-2183</identifier><identifier>DOI: 10.1109/71.342124</identifier><identifier>CODEN: ITDSEO</identifier><language>eng</language><publisher>Los Alamitos, CA: IEEE</publisher><subject>Applied sciences ; Bandwidth ; Communication switching ; Computer science; control theory; systems ; Computer systems and distributed systems. User interface ; Exact sciences and technology ; Fasteners ; Graph theory ; Intelligent networks ; Multiprocessing systems ; Network topology ; Parallel algorithms ; Routing ; Software ; Software engineering ; Telecommunications ; Telecommunications and information theory ; Teleprocessing networks. Isdn</subject><ispartof>IEEE transactions on parallel and distributed systems, 1995-02, Vol.6 (2), p.132-141</ispartof><rights>1995 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c372t-3a2066b08c87f2a967f5f4b716fcde589f7f49e5e57a234795859598189a5eb83</citedby></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/342124$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,54796</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=3556637$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Fong-Chih Shao</creatorcontrib><creatorcontrib>Yavuz Oruc, A.</creatorcontrib><title>Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems</title><title>IEEE transactions on parallel and distributed systems</title><addtitle>TPDS</addtitle><description>The performance of a multiprocessor system depends heavily on its ability to provide conflict free paths among its processors. In this paper, we explore the possibility of using a nonblocking network with O(N log N) edges (crosspoints) to interconnect the processors of an N processor system, We combine Bassalygo and Pinsker's implicit design of strictly nonblocking networks with an explicit construction of expanders to obtain a strictly nonblocking network with -765.18N+352.8N log N edges and 2+log(N/5) depth. We present an efficient parallel algorithm for routing connection requests on this network and implement it on three parallel processor topologies. The implementation on a parallel processor whose processing elements are interconnected as in the Bassalygo-Pinsker network requires O(N log N) processing elements, O(N log N) interprocessor links and it takes O(log N) steps to route any single connection request where each step involves a small number (/spl ap/72) of bit-level operations. A contracted or folded version of the same implementation reduces the processing element count to O(N) without increasing the link count or the routing time. Finally, we establish that the same algorithm takes O(log/sup 3/ N) steps on a perfect shuffle processor with O(N) processing elements. These results improve the crosspoint, depth and routing time complexities of the previously reported strictly nonblocking networks.&lt; &gt;</description><subject>Applied sciences</subject><subject>Bandwidth</subject><subject>Communication switching</subject><subject>Computer science; control theory; systems</subject><subject>Computer systems and distributed systems. User interface</subject><subject>Exact sciences and technology</subject><subject>Fasteners</subject><subject>Graph theory</subject><subject>Intelligent networks</subject><subject>Multiprocessing systems</subject><subject>Network topology</subject><subject>Parallel algorithms</subject><subject>Routing</subject><subject>Software</subject><subject>Software engineering</subject><subject>Telecommunications</subject><subject>Telecommunications and information theory</subject><subject>Teleprocessing networks. Isdn</subject><issn>1045-9219</issn><issn>1558-2183</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1995</creationdate><recordtype>article</recordtype><recordid>eNqFkM1LAzEQxRdRsFYPXj3tQQQPq_nYbJKjSP2Aghc9L2k60ehuopmU0v_eLVvs0dO84f3mMbyiOKfkhlKibyW94TWjrD4oJlQIVTGq-OGgSS0qzag-Lk4QPwmhtSD1pFjOnPPWQ8hliGHRRfvlw3uJa5_tx1YFyOuYvrB0MZU-ZEjfKVpAHFYb-34VvDXZx4CDW_arLvs9gBvM0ONpceRMh3C2m9Pi7WH2ev9UzV8en-_v5pXlkuWKG0aaZkGUVdIxoxvphKsXkjbOLkEo7aSrNQgQ0jBeSy2U0EIrqrQRsFB8WlyNucMHPyvA3PYeLXSdCRBX2DLFBprw_0HJG6WEHMDrEbQpIiZw7XfyvUmblpJ2W3graTsWPrCXu1CD1nQumWA9_h1wIZqGbyMvRswDwN4dM34BuL2J5A</recordid><startdate>19950201</startdate><enddate>19950201</enddate><creator>Fong-Chih Shao</creator><creator>Yavuz Oruc, A.</creator><general>IEEE</general><general>IEEE Computer Society</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19950201</creationdate><title>Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems</title><author>Fong-Chih Shao ; Yavuz Oruc, A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c372t-3a2066b08c87f2a967f5f4b716fcde589f7f49e5e57a234795859598189a5eb83</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1995</creationdate><topic>Applied sciences</topic><topic>Bandwidth</topic><topic>Communication switching</topic><topic>Computer science; control theory; systems</topic><topic>Computer systems and distributed systems. User interface</topic><topic>Exact sciences and technology</topic><topic>Fasteners</topic><topic>Graph theory</topic><topic>Intelligent networks</topic><topic>Multiprocessing systems</topic><topic>Network topology</topic><topic>Parallel algorithms</topic><topic>Routing</topic><topic>Software</topic><topic>Software engineering</topic><topic>Telecommunications</topic><topic>Telecommunications and information theory</topic><topic>Teleprocessing networks. Isdn</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Fong-Chih Shao</creatorcontrib><creatorcontrib>Yavuz Oruc, A.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on parallel and distributed systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Fong-Chih Shao</au><au>Yavuz Oruc, A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems</atitle><jtitle>IEEE transactions on parallel and distributed systems</jtitle><stitle>TPDS</stitle><date>1995-02-01</date><risdate>1995</risdate><volume>6</volume><issue>2</issue><spage>132</spage><epage>141</epage><pages>132-141</pages><issn>1045-9219</issn><eissn>1558-2183</eissn><coden>ITDSEO</coden><abstract>The performance of a multiprocessor system depends heavily on its ability to provide conflict free paths among its processors. In this paper, we explore the possibility of using a nonblocking network with O(N log N) edges (crosspoints) to interconnect the processors of an N processor system, We combine Bassalygo and Pinsker's implicit design of strictly nonblocking networks with an explicit construction of expanders to obtain a strictly nonblocking network with -765.18N+352.8N log N edges and 2+log(N/5) depth. We present an efficient parallel algorithm for routing connection requests on this network and implement it on three parallel processor topologies. The implementation on a parallel processor whose processing elements are interconnected as in the Bassalygo-Pinsker network requires O(N log N) processing elements, O(N log N) interprocessor links and it takes O(log N) steps to route any single connection request where each step involves a small number (/spl ap/72) of bit-level operations. A contracted or folded version of the same implementation reduces the processing element count to O(N) without increasing the link count or the routing time. Finally, we establish that the same algorithm takes O(log/sup 3/ N) steps on a perfect shuffle processor with O(N) processing elements. These results improve the crosspoint, depth and routing time complexities of the previously reported strictly nonblocking networks.&lt; &gt;</abstract><cop>Los Alamitos, CA</cop><pub>IEEE</pub><doi>10.1109/71.342124</doi><tpages>10</tpages><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 1045-9219
ispartof IEEE transactions on parallel and distributed systems, 1995-02, Vol.6 (2), p.132-141
issn 1045-9219
1558-2183
language eng
recordid cdi_ieee_primary_342124
source IEEE Electronic Library (IEL) Journals
subjects Applied sciences
Bandwidth
Communication switching
Computer science
control theory
systems
Computer systems and distributed systems. User interface
Exact sciences and technology
Fasteners
Graph theory
Intelligent networks
Multiprocessing systems
Network topology
Parallel algorithms
Routing
Software
Software engineering
Telecommunications
Telecommunications and information theory
Teleprocessing networks. Isdn
title Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems
url http://sfxeu10.hosted.exlibrisgroup.com/loughborough?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T22%3A48%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_ieee_&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Efficient%20nonblocking%20switching%20networks%20for%20interprocessor%20communications%20in%20multiprocessor%20systems&rft.jtitle=IEEE%20transactions%20on%20parallel%20and%20distributed%20systems&rft.au=Fong-Chih%20Shao&rft.date=1995-02-01&rft.volume=6&rft.issue=2&rft.spage=132&rft.epage=141&rft.pages=132-141&rft.issn=1045-9219&rft.eissn=1558-2183&rft.coden=ITDSEO&rft_id=info:doi/10.1109/71.342124&rft_dat=%3Cproquest_ieee_%3E28298103%3C/proquest_ieee_%3E%3Cgrp_id%3Ecdi_FETCH-LOGICAL-c372t-3a2066b08c87f2a967f5f4b716fcde589f7f49e5e57a234795859598189a5eb83%3C/grp_id%3E%3Coa%3E%3C/oa%3E%3Curl%3E%3C/url%3E&rft_id=info:oai/&rft_pqid=27368857&rft_id=info:pmid/&rft_ieee_id=342124&rfr_iscdi=true